Thermal accumulation improvement for fabrication manufacturing of monolithic 3D integrated circuits

Y. T. Liu, Min-Hung Lee, H. T. Chen, C. F. Huang, C. Y. Peng, L. S. Lee, M. J. Kao

研究成果: 書貢獻/報告類型會議貢獻

2 引文 (Scopus)

摘要

The thermal accumulation improvement is based on laser epitaxial growth for monolithic 3D-ICs manufacturing. We propose one structure which has a thermal conduction layer such as Cu in ILD oxide layer. To reduce the Via depth and ILD oxide thickness can improve the re-crystallization quality for upper Si layer. With the conduction Cu layer, the Via depth can reduce to 200 nm, and the maximum temperature of the 1st layer poly gate and source/drain maintains as low as∼320K and∼350K, respectively, for laser re-crystallization annealing.

原文英語
主出版物標題ICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings
頁面1207-1210
頁數4
DOIs
出版狀態已發佈 - 2008 十二月 1
事件2008 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008 - Beijing, 中国
持續時間: 2008 十月 202008 十月 23

出版系列

名字International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT

其他

其他2008 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008
國家中国
城市Beijing
期間08/10/2008/10/23

指紋

Monolithic integrated circuits
Oxides
integrated circuits
manufacturing
Fabrication
fabrication
Lasers
Epitaxial growth
Annealing
conduction
oxides
lasers
Temperature
Hot Temperature
Three dimensional integrated circuits
annealing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Electronic, Optical and Magnetic Materials

引用此文

Liu, Y. T., Lee, M-H., Chen, H. T., Huang, C. F., Peng, C. Y., Lee, L. S., & Kao, M. J. (2008). Thermal accumulation improvement for fabrication manufacturing of monolithic 3D integrated circuits. 於 ICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings (頁 1207-1210). [4734764] (International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT). https://doi.org/10.1109/ICSICT.2008.4734764

Thermal accumulation improvement for fabrication manufacturing of monolithic 3D integrated circuits. / Liu, Y. T.; Lee, Min-Hung; Chen, H. T.; Huang, C. F.; Peng, C. Y.; Lee, L. S.; Kao, M. J.

ICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings. 2008. p. 1207-1210 4734764 (International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT).

研究成果: 書貢獻/報告類型會議貢獻

Liu, YT, Lee, M-H, Chen, HT, Huang, CF, Peng, CY, Lee, LS & Kao, MJ 2008, Thermal accumulation improvement for fabrication manufacturing of monolithic 3D integrated circuits. 於 ICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings., 4734764, International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT, 頁 1207-1210, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008, Beijing, 中国, 08/10/20. https://doi.org/10.1109/ICSICT.2008.4734764
Liu YT, Lee M-H, Chen HT, Huang CF, Peng CY, Lee LS 等. Thermal accumulation improvement for fabrication manufacturing of monolithic 3D integrated circuits. 於 ICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings. 2008. p. 1207-1210. 4734764. (International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT). https://doi.org/10.1109/ICSICT.2008.4734764
Liu, Y. T. ; Lee, Min-Hung ; Chen, H. T. ; Huang, C. F. ; Peng, C. Y. ; Lee, L. S. ; Kao, M. J. / Thermal accumulation improvement for fabrication manufacturing of monolithic 3D integrated circuits. ICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings. 2008. 頁 1207-1210 (International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT).
@inproceedings{a5b093c1fc634c6d90db8d737e5508c4,
title = "Thermal accumulation improvement for fabrication manufacturing of monolithic 3D integrated circuits",
abstract = "The thermal accumulation improvement is based on laser epitaxial growth for monolithic 3D-ICs manufacturing. We propose one structure which has a thermal conduction layer such as Cu in ILD oxide layer. To reduce the Via depth and ILD oxide thickness can improve the re-crystallization quality for upper Si layer. With the conduction Cu layer, the Via depth can reduce to 200 nm, and the maximum temperature of the 1st layer poly gate and source/drain maintains as low as∼320K and∼350K, respectively, for laser re-crystallization annealing.",
author = "Liu, {Y. T.} and Min-Hung Lee and Chen, {H. T.} and Huang, {C. F.} and Peng, {C. Y.} and Lee, {L. S.} and Kao, {M. J.}",
year = "2008",
month = "12",
day = "1",
doi = "10.1109/ICSICT.2008.4734764",
language = "English",
isbn = "9781424421855",
series = "International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT",
pages = "1207--1210",
booktitle = "ICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings",

}

TY - GEN

T1 - Thermal accumulation improvement for fabrication manufacturing of monolithic 3D integrated circuits

AU - Liu, Y. T.

AU - Lee, Min-Hung

AU - Chen, H. T.

AU - Huang, C. F.

AU - Peng, C. Y.

AU - Lee, L. S.

AU - Kao, M. J.

PY - 2008/12/1

Y1 - 2008/12/1

N2 - The thermal accumulation improvement is based on laser epitaxial growth for monolithic 3D-ICs manufacturing. We propose one structure which has a thermal conduction layer such as Cu in ILD oxide layer. To reduce the Via depth and ILD oxide thickness can improve the re-crystallization quality for upper Si layer. With the conduction Cu layer, the Via depth can reduce to 200 nm, and the maximum temperature of the 1st layer poly gate and source/drain maintains as low as∼320K and∼350K, respectively, for laser re-crystallization annealing.

AB - The thermal accumulation improvement is based on laser epitaxial growth for monolithic 3D-ICs manufacturing. We propose one structure which has a thermal conduction layer such as Cu in ILD oxide layer. To reduce the Via depth and ILD oxide thickness can improve the re-crystallization quality for upper Si layer. With the conduction Cu layer, the Via depth can reduce to 200 nm, and the maximum temperature of the 1st layer poly gate and source/drain maintains as low as∼320K and∼350K, respectively, for laser re-crystallization annealing.

UR - http://www.scopus.com/inward/record.url?scp=60649084806&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=60649084806&partnerID=8YFLogxK

U2 - 10.1109/ICSICT.2008.4734764

DO - 10.1109/ICSICT.2008.4734764

M3 - Conference contribution

AN - SCOPUS:60649084806

SN - 9781424421855

T3 - International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT

SP - 1207

EP - 1210

BT - ICSICT 2008 - 2008 9th International Conference on Solid-State and Integrated-Circuit Technology Proceedings

ER -