The FPGA implementation of 128-bits AES algorithm based on four 32-bits parallel operation

Chi-Wu Huang, Chi Jeng Chang, Mao Yuan Lin, Hung Yun Tai

研究成果: 書貢獻/報告類型會議貢獻

13 引文 (Scopus)

摘要

A 32-bit AES implementation is proposed in small Xilinx FPGA Chip (Spartan-3 XC3S200). It uses 148 slices, 11 Block RAMs (BRAMs) and achieves a throughput of 647 Mega bits per second ( Mbps) at 278 MHz working frequency. It achieve 3 times improvement in throughput and 3.4 times increase to the best known similar design in throughput per area and 8% smaller in slices area. An 128-bit AES implementation in FPGA (Virtex-II XC2VP20) by parallel operations of four above 32-bit AES is also presented. Comparison to state-of-art AES cores indicates that the proposed folded designed achieves 4780 Mbps and 410 slices, which outperformed the most recent works by 200% in throughput and requires 20% less reconfigurable area, which results over 250% improvement in throughput/slice metric.

原文英語
主出版物標題Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007
頁面462-464
頁數3
DOIs
出版狀態已發佈 - 2007 十二月 1
事件1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007 - Chengdu, 中国
持續時間: 2007 十一月 12007 十一月 3

出版系列

名字Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007

其他

其他1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007
國家中国
城市Chengdu
期間07/11/107/11/3

指紋

Field programmable gate arrays (FPGA)
Throughput
Random access storage

ASJC Scopus subject areas

  • Computer Science(all)
  • Economics, Econometrics and Finance (miscellaneous)

引用此文

Huang, C-W., Chang, C. J., Lin, M. Y., & Tai, H. Y. (2007). The FPGA implementation of 128-bits AES algorithm based on four 32-bits parallel operation. 於 Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007 (頁 462-464). [4402734] (Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007). https://doi.org/10.1109/ISDPE.2007.128

The FPGA implementation of 128-bits AES algorithm based on four 32-bits parallel operation. / Huang, Chi-Wu; Chang, Chi Jeng; Lin, Mao Yuan; Tai, Hung Yun.

Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007. 2007. p. 462-464 4402734 (Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007).

研究成果: 書貢獻/報告類型會議貢獻

Huang, C-W, Chang, CJ, Lin, MY & Tai, HY 2007, The FPGA implementation of 128-bits AES algorithm based on four 32-bits parallel operation. 於 Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007., 4402734, Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007, 頁 462-464, 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007, Chengdu, 中国, 07/11/1. https://doi.org/10.1109/ISDPE.2007.128
Huang C-W, Chang CJ, Lin MY, Tai HY. The FPGA implementation of 128-bits AES algorithm based on four 32-bits parallel operation. 於 Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007. 2007. p. 462-464. 4402734. (Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007). https://doi.org/10.1109/ISDPE.2007.128
Huang, Chi-Wu ; Chang, Chi Jeng ; Lin, Mao Yuan ; Tai, Hung Yun. / The FPGA implementation of 128-bits AES algorithm based on four 32-bits parallel operation. Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007. 2007. 頁 462-464 (Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007).
@inproceedings{c79f64c0042d4fae9548b9cc6e106400,
title = "The FPGA implementation of 128-bits AES algorithm based on four 32-bits parallel operation",
abstract = "A 32-bit AES implementation is proposed in small Xilinx FPGA Chip (Spartan-3 XC3S200). It uses 148 slices, 11 Block RAMs (BRAMs) and achieves a throughput of 647 Mega bits per second ( Mbps) at 278 MHz working frequency. It achieve 3 times improvement in throughput and 3.4 times increase to the best known similar design in throughput per area and 8{\%} smaller in slices area. An 128-bit AES implementation in FPGA (Virtex-II XC2VP20) by parallel operations of four above 32-bit AES is also presented. Comparison to state-of-art AES cores indicates that the proposed folded designed achieves 4780 Mbps and 410 slices, which outperformed the most recent works by 200{\%} in throughput and requires 20{\%} less reconfigurable area, which results over 250{\%} improvement in throughput/slice metric.",
author = "Chi-Wu Huang and Chang, {Chi Jeng} and Lin, {Mao Yuan} and Tai, {Hung Yun}",
year = "2007",
month = "12",
day = "1",
doi = "10.1109/ISDPE.2007.128",
language = "English",
isbn = "0769530168",
series = "Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007",
pages = "462--464",
booktitle = "Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007",

}

TY - GEN

T1 - The FPGA implementation of 128-bits AES algorithm based on four 32-bits parallel operation

AU - Huang, Chi-Wu

AU - Chang, Chi Jeng

AU - Lin, Mao Yuan

AU - Tai, Hung Yun

PY - 2007/12/1

Y1 - 2007/12/1

N2 - A 32-bit AES implementation is proposed in small Xilinx FPGA Chip (Spartan-3 XC3S200). It uses 148 slices, 11 Block RAMs (BRAMs) and achieves a throughput of 647 Mega bits per second ( Mbps) at 278 MHz working frequency. It achieve 3 times improvement in throughput and 3.4 times increase to the best known similar design in throughput per area and 8% smaller in slices area. An 128-bit AES implementation in FPGA (Virtex-II XC2VP20) by parallel operations of four above 32-bit AES is also presented. Comparison to state-of-art AES cores indicates that the proposed folded designed achieves 4780 Mbps and 410 slices, which outperformed the most recent works by 200% in throughput and requires 20% less reconfigurable area, which results over 250% improvement in throughput/slice metric.

AB - A 32-bit AES implementation is proposed in small Xilinx FPGA Chip (Spartan-3 XC3S200). It uses 148 slices, 11 Block RAMs (BRAMs) and achieves a throughput of 647 Mega bits per second ( Mbps) at 278 MHz working frequency. It achieve 3 times improvement in throughput and 3.4 times increase to the best known similar design in throughput per area and 8% smaller in slices area. An 128-bit AES implementation in FPGA (Virtex-II XC2VP20) by parallel operations of four above 32-bit AES is also presented. Comparison to state-of-art AES cores indicates that the proposed folded designed achieves 4780 Mbps and 410 slices, which outperformed the most recent works by 200% in throughput and requires 20% less reconfigurable area, which results over 250% improvement in throughput/slice metric.

UR - http://www.scopus.com/inward/record.url?scp=48049123052&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=48049123052&partnerID=8YFLogxK

U2 - 10.1109/ISDPE.2007.128

DO - 10.1109/ISDPE.2007.128

M3 - Conference contribution

AN - SCOPUS:48049123052

SN - 0769530168

SN - 9780769530161

T3 - Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007

SP - 462

EP - 464

BT - Proceedings of the 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007

ER -