Parasitic-insensitive linearization methods for 60-GHz 90-nm CMOS LNAs

Wei Tsung Li*, Jeng-Han Tsai, Hong Yuan Yang, Wei Hung Chou, Shyh Buu Gea, Hsin Chia Lu, Tian Wei Huang

*此作品的通信作者

研究成果: 雜誌貢獻期刊論文同行評審

28 引文 斯高帕斯(Scopus)

摘要

Two V-band low-noise amplifiers (LNAs) with excellent linearity and noise figure (NF) using 90-nm CMOS technology are demonstrated in this paper, employing parasitic-insensitive linearization topologies, i.e., cascode and common source, for comparative purposes. To improve the linearity without deteriorating the NF, the 54-69-GHz cascode LNA is linearized by the body-biased post-distortion, and the 58-65-GHz common-source LNA is linearized by the distributed derivative superposition. Using these parasitic-insensitive linearization methods at millimeter-wave frequency, the cascode LNA can achieve an IIP 3 of 11 dBm and an NF of 3.78 dB at 68.5 GHz with a gain of 13.2 dB and 14.4-mW dc power. The common-source LNA has an IIP 3 of 0 dBm and an NF of 4.1 dB at 64.5 GHz with a gain of 11.3 dB and 10.8-mW dc power. To the best of our knowledge, the proposed cascode LNA has up to 11-dBm IIP 3 performance and the highest figure-of-merit of 156.2, among all reported V-band LNAs.

原文英語
文章編號6211461
頁(從 - 到)2512-2523
頁數12
期刊IEEE Transactions on Microwave Theory and Techniques
60
發行號8
DOIs
出版狀態已發佈 - 2012

ASJC Scopus subject areas

  • 輻射
  • 凝聚態物理學
  • 電氣與電子工程

指紋

深入研究「Parasitic-insensitive linearization methods for 60-GHz 90-nm CMOS LNAs」主題。共同形成了獨特的指紋。

引用此