Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process

Chun-Yu Lin, Pin Hsin Chang, Rong Kun Chang

研究成果: 雜誌貢獻 › 文章

8 引文 (Scopus)

摘要

A pMOS device with an embedded silicon-controlled rectifier to improve its electrostatic discharge (ESD) robustness has been proposed and implemented in a 28-nm high-k/metal gate CMOS process. An additional p-type ESD implantation layer was added into the pMOS to realize the proposed device. The experimental results show that the proposed device has the advantages of high ESD robustness, low holding voltage, low parasitic capacitance, and good latchup immunity. With better performances, the proposed device was more suitable for ESD protection in a sub-50-nm CMOS process.

原文英語
文章編號7038138
頁（從 - 到）1349-1352
頁數4
期刊IEEE Transactions on Electron Devices
卷62
發行號4
DOIs
出版狀態已發佈 - 2015 四月 1

指紋

Electrostatic discharge
Thyristors
Metals
Capacitance
Electric potential

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

引用此文

Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process. / Lin, Chun-Yu; Chang, Pin Hsin; Chang, Rong Kun.

於: IEEE Transactions on Electron Devices, 卷 62, 編號 4, 7038138, 01.04.2015, p. 1349-1352.

研究成果: 雜誌貢獻 › 文章

Lin, C-Y, Chang, PH & Chang, RK 2015, 'Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process', IEEE Transactions on Electron Devices, 卷 62, 編號 4, 7038138, 頁 1349-1352. https://doi.org/10.1109/TED.2015.2396946
Lin C-Y, Chang PH, Chang RK. Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process. IEEE Transactions on Electron Devices. 2015 4月 1;62(4):1349-1352. 7038138. https://doi.org/10.1109/TED.2015.2396946
Lin, Chun-Yu ; Chang, Pin Hsin ; Chang, Rong Kun. / Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process. 於: IEEE Transactions on Electron Devices. 2015 ; 卷 62, 編號 4. 頁 1349-1352.
@article{a5602b8dafbb46f98cf7577f331db089,
title = "Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process",
abstract = "A pMOS device with an embedded silicon-controlled rectifier to improve its electrostatic discharge (ESD) robustness has been proposed and implemented in a 28-nm high-k/metal gate CMOS process. An additional p-type ESD implantation layer was added into the pMOS to realize the proposed device. The experimental results show that the proposed device has the advantages of high ESD robustness, low holding voltage, low parasitic capacitance, and good latchup immunity. With better performances, the proposed device was more suitable for ESD protection in a sub-50-nm CMOS process.",
keywords = "Electrostatic discharge (ESD), pMOS, silicon-controlled rectifier (SCR)",
author = "Chun-Yu Lin and Chang, {Pin Hsin} and Chang, {Rong Kun}",
year = "2015",
month = "4",
day = "1",
doi = "10.1109/TED.2015.2396946",
language = "English",
volume = "62",
pages = "1349--1352",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process

AU - Lin, Chun-Yu

AU - Chang, Pin Hsin

AU - Chang, Rong Kun

PY - 2015/4/1

Y1 - 2015/4/1

N2 - A pMOS device with an embedded silicon-controlled rectifier to improve its electrostatic discharge (ESD) robustness has been proposed and implemented in a 28-nm high-k/metal gate CMOS process. An additional p-type ESD implantation layer was added into the pMOS to realize the proposed device. The experimental results show that the proposed device has the advantages of high ESD robustness, low holding voltage, low parasitic capacitance, and good latchup immunity. With better performances, the proposed device was more suitable for ESD protection in a sub-50-nm CMOS process.

AB - A pMOS device with an embedded silicon-controlled rectifier to improve its electrostatic discharge (ESD) robustness has been proposed and implemented in a 28-nm high-k/metal gate CMOS process. An additional p-type ESD implantation layer was added into the pMOS to realize the proposed device. The experimental results show that the proposed device has the advantages of high ESD robustness, low holding voltage, low parasitic capacitance, and good latchup immunity. With better performances, the proposed device was more suitable for ESD protection in a sub-50-nm CMOS process.

KW - Electrostatic discharge (ESD)

KW - pMOS

KW - silicon-controlled rectifier (SCR)

UR - http://www.scopus.com/inward/record.url?scp=85027919480&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85027919480&partnerID=8YFLogxK

U2 - 10.1109/TED.2015.2396946

DO - 10.1109/TED.2015.2396946

M3 - Article

AN - SCOPUS:85027919480

VL - 62

SP - 1349

EP - 1352

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 4

M1 - 7038138

ER -

存取文件