High-field mobility metal-gate/high-κ Ge n-MOSFETs with small equivalent-oxide-thickness

W. B. Chen; C. H. Cheng; C. W. Lin; P. C. Chen; Albert Chin

doi:10.1016/j.sse.2010.09.006

High-field mobility metal-gate/high-κ Ge n-MOSFETs with small equivalent-oxide-thickness

W. B. Chen, C. H. Cheng, C. W. Lin, P. C. Chen, Albert Chin^*

^*此作品的通信作者

研究成果: 雜誌貢獻 › 期刊論文 › 同行評審

6 引文斯高帕斯（Scopus）

摘要

We fabricated high performance gate-last TaN/La₂O ₃/SiO₂ on Ge n-MOSFET. Small equivalent-oxide-thickness (EOT) of 1.9-nm and high-field mobility of 258 cm²/V s at 0.75 MV/cm were obtained, which were attributed to the thin SiO₂-like barrier layer and low process temperature to prevent interfacial reaction during post-deposition annealing (PDA).

原文	英語
頁（從 - 到）	64-67
頁數	4
期刊	Solid-State Electronics
卷	55
發行號	1
DOIs	https://doi.org/10.1016/j.sse.2010.09.006
出版狀態	已發佈 - 2011 1月
對外發佈	是

ASJC Scopus subject areas

電子、光磁材料
凝聚態物理學
電氣與電子工程
材料化學

存取文件

10.1016/j.sse.2010.09.006

其它文件與鏈接

引用此

@article{39a6892799424afe99ad6ba7cb154dd4,

title = "High-field mobility metal-gate/high-κ Ge n-MOSFETs with small equivalent-oxide-thickness",

abstract = "We fabricated high performance gate-last TaN/La2O 3/SiO2 on Ge n-MOSFET. Small equivalent-oxide-thickness (EOT) of 1.9-nm and high-field mobility of 258 cm2/V s at 0.75 MV/cm were obtained, which were attributed to the thin SiO2-like barrier layer and low process temperature to prevent interfacial reaction during post-deposition annealing (PDA).",

keywords = "EOT, Ge, High-κ dielectric, Mobility",

author = "Chen, {W. B.} and Cheng, {C. H.} and Lin, {C. W.} and Chen, {P. C.} and Albert Chin",

note = "Funding Information: This work was supported in part by National Nano Project, National Science Council of Taiwan.",

year = "2011",

month = jan,

doi = "10.1016/j.sse.2010.09.006",

language = "English",

volume = "55",

pages = "64--67",

journal = "Solid-State Electronics",

issn = "0038-1101",

publisher = "Elsevier Limited",

number = "1",

}

TY - JOUR

T1 - High-field mobility metal-gate/high-κ Ge n-MOSFETs with small equivalent-oxide-thickness

AU - Chen, W. B.

AU - Cheng, C. H.

AU - Lin, C. W.

AU - Chen, P. C.

AU - Chin, Albert

N1 - Funding Information: This work was supported in part by National Nano Project, National Science Council of Taiwan.

PY - 2011/1

Y1 - 2011/1

N2 - We fabricated high performance gate-last TaN/La2O 3/SiO2 on Ge n-MOSFET. Small equivalent-oxide-thickness (EOT) of 1.9-nm and high-field mobility of 258 cm2/V s at 0.75 MV/cm were obtained, which were attributed to the thin SiO2-like barrier layer and low process temperature to prevent interfacial reaction during post-deposition annealing (PDA).

AB - We fabricated high performance gate-last TaN/La2O 3/SiO2 on Ge n-MOSFET. Small equivalent-oxide-thickness (EOT) of 1.9-nm and high-field mobility of 258 cm2/V s at 0.75 MV/cm were obtained, which were attributed to the thin SiO2-like barrier layer and low process temperature to prevent interfacial reaction during post-deposition annealing (PDA).

KW - EOT

KW - Ge

KW - High-κ dielectric

KW - Mobility

UR - http://www.scopus.com/inward/record.url?scp=78149285794&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78149285794&partnerID=8YFLogxK

U2 - 10.1016/j.sse.2010.09.006

DO - 10.1016/j.sse.2010.09.006

M3 - Article

AN - SCOPUS:78149285794

VL - 55

SP - 64

EP - 67

JO - Solid-State Electronics

JF - Solid-State Electronics

SN - 0038-1101

IS - 1

ER -

High-field mobility metal-gate/high-κ Ge n-MOSFETs with small equivalent-oxide-thickness

摘要

ASJC Scopus subject areas

存取文件

其它文件與鏈接

指紋

引用此