FPGA-based hardware design for scale-invariant feature transform

Shih An Li, Wei Yen Wang, Wei Zheng Pan, Chen Chien James Hsu*, Cheng Kai Lu


研究成果: 雜誌貢獻期刊論文同行評審

15 引文 斯高帕斯(Scopus)


This paper proposes a novel hardware design method of scale-invariant feature transform (SIFT) algorithm for implementation on field-programmable gate array (FPGA). To reduce the computing costs, Gaussian kernels are calculated offline for use in Gaussian filters. To eliminate low-contrast points, the inverse of a Hessian matrix is required for hardware implementation, which results in poor performance because dividers are needed. To solve this problem, this paper presents a new mathematical derivation model to implement the low-contrast detection, avoiding the use of any dividers. For the implementation of the normalization module, a large number of dividers are required by traditional methods, which adversely affects the computational efficiency. This paper presents a new architecture using only one divider to implement the normalization function in hardware. Thanks to the parallel processing architecture proposed to design the image pyramid, SIFT detection, and SIFT descriptor, the computational efficiency of the SIFT algorithm is significantly improved. As a result of the proposed design method, the requirement of logic elements in the FPGA hardware is greatly reduced and system frequency is significantly increased. Experimental results show that the proposed hardware architecture outperforms existing techniques in terms of resource usage and computational efficiency for real-time image processing.

頁(從 - 到)43850-43864
期刊IEEE Access
出版狀態已發佈 - 2018 8月 3

ASJC Scopus subject areas

  • 一般電腦科學
  • 一般材料科學
  • 一般工程


深入研究「FPGA-based hardware design for scale-invariant feature transform」主題。共同形成了獨特的指紋。