Floating capacitor switching SAR ADC

C. H. Kuo; C. E. Hsieh

doi:10.1049/el.2011.0822

Floating capacitor switching SAR ADC

C. H. Kuo, C. E. Hsieh

電機工程學系

研究成果: 雜誌貢獻 › 期刊論文 › 同行評審

7 引文斯高帕斯（Scopus）

摘要

An energy-efficiency floating-capacitor switching (FCS) scheme is proposed for successive approximation register (SAR) analogue-to-digital converters (ADCs). By rearranging the switching order from the smallest capacitor to the largest one, the switching energy can be significantly reduced, especially in the first several DAC switchings. With the presented scheme, a 97.66 less switching energy can be achieved compared to the conventional architecture (Ginsburg and Chandrakasan, 2005 [4]).

原文	英語
頁（從 - 到）	742-743
頁數	2
期刊	Electronics Letters
卷	47
發行號	13
DOIs	https://doi.org/10.1049/el.2011.0822
出版狀態	已發佈 - 2011 6月 23

ASJC Scopus subject areas

電氣與電子工程

UN SDG

此研究成果有助於以下永續發展目標

存取文件

10.1049/el.2011.0822

其它文件與鏈接

引用此

@article{a22af9e4e61042b281e876227ac07a9b,

title = "Floating capacitor switching SAR ADC",

abstract = "An energy-efficiency floating-capacitor switching (FCS) scheme is proposed for successive approximation register (SAR) analogue-to-digital converters (ADCs). By rearranging the switching order from the smallest capacitor to the largest one, the switching energy can be significantly reduced, especially in the first several DAC switchings. With the presented scheme, a 97.66 less switching energy can be achieved compared to the conventional architecture (Ginsburg and Chandrakasan, 2005 [4]).",

author = "Kuo, {C. H.} and Hsieh, {C. E.}",

year = "2011",

month = jun,

day = "23",

doi = "10.1049/el.2011.0822",

language = "English",

volume = "47",

pages = "742--743",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "Institution of Engineering and Technology",

number = "13",

}

TY - JOUR

T1 - Floating capacitor switching SAR ADC

AU - Kuo, C. H.

AU - Hsieh, C. E.

PY - 2011/6/23

Y1 - 2011/6/23

N2 - An energy-efficiency floating-capacitor switching (FCS) scheme is proposed for successive approximation register (SAR) analogue-to-digital converters (ADCs). By rearranging the switching order from the smallest capacitor to the largest one, the switching energy can be significantly reduced, especially in the first several DAC switchings. With the presented scheme, a 97.66 less switching energy can be achieved compared to the conventional architecture (Ginsburg and Chandrakasan, 2005 [4]).

AB - An energy-efficiency floating-capacitor switching (FCS) scheme is proposed for successive approximation register (SAR) analogue-to-digital converters (ADCs). By rearranging the switching order from the smallest capacitor to the largest one, the switching energy can be significantly reduced, especially in the first several DAC switchings. With the presented scheme, a 97.66 less switching energy can be achieved compared to the conventional architecture (Ginsburg and Chandrakasan, 2005 [4]).

UR - http://www.scopus.com/inward/record.url?scp=79959697603&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959697603&partnerID=8YFLogxK

U2 - 10.1049/el.2011.0822

DO - 10.1049/el.2011.0822

M3 - Article

AN - SCOPUS:79959697603

SN - 0013-5194

VL - 47

SP - 742

EP - 743

JO - Electronics Letters

JF - Electronics Letters

IS - 13

ER -

Floating capacitor switching SAR ADC

摘要

ASJC Scopus subject areas

UN SDG

存取文件

其它文件與鏈接

指紋

引用此