Efficient logic circuit for network intrusion detection

Huang Chun Roan; Chien Min Ou; Wen Jyi Hwang; Chia Tien Dan Lo

doi:10.1007/11802167_78

Efficient logic circuit for network intrusion detection

Huang Chun Roan, Chien Min Ou, Wen Jyi Hwang^*, Chia Tien Dan Lo

^*此作品的通信作者

資訊工程學系

研究成果: 書貢獻/報告類型 › 會議論文篇章

4 引文斯高帕斯（Scopus）

摘要

A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

原文	英語
主出版物標題	Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings
發行者	Springer Verlag
頁面	776-784
頁數	9
ISBN（列印）	3540366792, 9783540366799
DOIs	https://doi.org/10.1007/11802167_78
出版狀態	已發佈 - 2006
事件	International Conference on Embedded and Ubiquitous Computing, EUC 2006 - Seoul, 大韓民國持續時間: 2006 8月 1 → 2006 8月 4

出版系列

名字	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
卷	4096 LNCS
ISSN（列印）	0302-9743
ISSN（電子）	1611-3349

其他

其他	International Conference on Embedded and Ubiquitous Computing, EUC 2006
國家/地區	大韓民國
城市	Seoul
期間	2006/08/01 → 2006/08/04

ASJC Scopus subject areas

理論電腦科學
電腦科學(全部)

存取文件

10.1007/11802167_78

其它文件與鏈接

引用此

Roan, H. C., Ou, C. M., Hwang, W. J., & Lo, C. T. D. (2006). Efficient logic circuit for network intrusion detection. 於 Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings (頁 776-784). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); 卷 4096 LNCS). Springer Verlag. https://doi.org/10.1007/11802167_78

Efficient logic circuit for network intrusion detection. / Roan, Huang Chun; Ou, Chien Min; Hwang, Wen Jyi 等.
Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag, 2006. p. 776-784 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); 卷 4096 LNCS).

研究成果: 書貢獻/報告類型 › 會議論文篇章

Roan, HC, Ou, CM, Hwang, WJ & Lo, CTD 2006, Efficient logic circuit for network intrusion detection. 於 Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 卷 4096 LNCS, Springer Verlag, 頁 776-784, International Conference on Embedded and Ubiquitous Computing, EUC 2006, Seoul, 大韓民國, 2006/08/01. https://doi.org/10.1007/11802167_78

Roan HC, Ou CM, Hwang WJ, Lo CTD. Efficient logic circuit for network intrusion detection. 於 Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag. 2006. p. 776-784. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/11802167_78

Roan, Huang Chun ; Ou, Chien Min ; Hwang, Wen Jyi 等. / Efficient logic circuit for network intrusion detection. Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag, 2006. 頁 776-784 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{c5b344d10b9640f6b4ba16123873889d,

title = "Efficient logic circuit for network intrusion detection",

abstract = "A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.",

author = "Roan, {Huang Chun} and Ou, {Chien Min} and Hwang, {Wen Jyi} and Lo, {Chia Tien Dan}",

year = "2006",

doi = "10.1007/11802167_78",

language = "English",

isbn = "3540366792",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "776--784",

booktitle = "Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings",

note = "International Conference on Embedded and Ubiquitous Computing, EUC 2006 ; Conference date: 01-08-2006 Through 04-08-2006",

}

TY - GEN

T1 - Efficient logic circuit for network intrusion detection

AU - Roan, Huang Chun

AU - Ou, Chien Min

AU - Hwang, Wen Jyi

AU - Lo, Chia Tien Dan

PY - 2006

Y1 - 2006

N2 - A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

AB - A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

UR - http://www.scopus.com/inward/record.url?scp=33746746555&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33746746555&partnerID=8YFLogxK

U2 - 10.1007/11802167_78

DO - 10.1007/11802167_78

M3 - Conference contribution

AN - SCOPUS:33746746555

SN - 3540366792

SN - 9783540366799

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 776

EP - 784

BT - Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings

PB - Springer Verlag

T2 - International Conference on Embedded and Ubiquitous Computing, EUC 2006

Y2 - 1 August 2006 through 4 August 2006

ER -

Efficient logic circuit for network intrusion detection

摘要

出版系列

其他

ASJC Scopus subject areas

存取文件

其它文件與鏈接

指紋

引用此