Efficient header classification architecture for network intrusion detection

Wen-Jyi Hwang, Chien Min Ou

研究成果: 雜誌貢獻文章

摘要

In this paper, an efficient FPGA-based header classification circuit is proposed for network intrusion detection system (NIDS). The circuit is based on simple shift registers and symbol encoders for the fast packet header classification in hardware. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of NIDS systems.

原文英語
頁(從 - 到)1839-1853
頁數15
期刊Journal of Information Science and Engineering
25
發行號6
出版狀態已發佈 - 2009 十一月 1

ASJC Scopus subject areas

  • Software
  • Human-Computer Interaction
  • Hardware and Architecture
  • Library and Information Sciences
  • Computational Theory and Mathematics

指紋 深入研究「Efficient header classification architecture for network intrusion detection」主題。共同形成了獨特的指紋。

  • 引用此