Efficient hardware architecture for kernel fuzzy c-means algorithm

Chien Min Ou, Wen Jyi Hwang, Ssu Min Yang

研究成果: 書貢獻/報告類型會議貢獻

摘要

A novel VLSI architecture for kernel fuzzy c-means algorithm is presented in this paper. The architecture consists of efficient circuits for the computation of kernel functions, membership coefficients and cluster centers. In addition, the usual iterative operations for updating the membership matrix and cluster centers are merged into one single updating process to evade the large storage requirement. The circuit is used as a hardware accelerator of a softcore processor in a system-on-programmable chip for physical performance measurement. Experimental results show that the proposed solution is an effective alternative for cluster analysis with low computational cost and high performance.

原文英語
主出版物標題Innovation for Applied Science and Technology
頁面3079-3086
頁數8
DOIs
出版狀態已發佈 - 2013 二月 20
事件2nd International Conference on Engineering and Technology Innovation 2012, ICETI 2012 - Kaohsiung, 臺灣
持續時間: 2012 十一月 22012 十一月 6

出版系列

名字Applied Mechanics and Materials
284-287
ISSN(列印)1660-9336
ISSN(電子)1662-7482

其他

其他2nd International Conference on Engineering and Technology Innovation 2012, ICETI 2012
國家臺灣
城市Kaohsiung
期間12/11/212/11/6

ASJC Scopus subject areas

  • Engineering(all)

指紋 深入研究「Efficient hardware architecture for kernel fuzzy c-means algorithm」主題。共同形成了獨特的指紋。

  • 引用此

    Ou, C. M., Hwang, W. J., & Yang, S. M. (2013). Efficient hardware architecture for kernel fuzzy c-means algorithm. 於 Innovation for Applied Science and Technology (頁 3079-3086). (Applied Mechanics and Materials; 卷 284-287). https://doi.org/10.4028/www.scientific.net/AMM.284-287.3079