Development of a novel stack package to fabricate high density memory modules for high-end application

Chinguo Kuo, Jen Jun Chen*


研究成果: 雜誌貢獻期刊論文同行評審

6 引文 斯高帕斯(Scopus)


A new thinking has been spreading rapidly throughout the microelectronics community in the development and application of 3D stack package. Based on the concept, the application of the 3D stack package to high density memory modules makes DRAM provides major opportunities in both miniaturization and integration for advanced and portable electronic products. In order to meet the increasing demands for smaller, higher functionality-integrated and low cost package, this paper presents a packaging method for multi-chip IC without the problem of warpage and pin leakages. Multiple chips are packaged into a single package by stacking up the chips vertically, in which the packaging method is based on the standard wire bond technology with the use of longer bonding wire, appropriate epoxy for delamination and special care in wafer thinning. The presented method promotes the yield of the packaged IC and also successfully reduces the package size. However, special circuit techniques are required to maintain the normal operation of the packaged IC, as well as to maintain the compatible operating speed and power consumption. The reliability of the IC packaged with the presented method has been examined and it verifies the high performance of the presented method.

頁(從 - 到)1116-1120
期刊Microelectronics Reliability
出版狀態已發佈 - 2010 8月

ASJC Scopus subject areas

  • 電子、光磁材料
  • 原子與分子物理與光學
  • 凝聚態物理學
  • 安全、風險、可靠性和品質
  • 表面、塗料和薄膜
  • 電氣與電子工程


深入研究「Development of a novel stack package to fabricate high density memory modules for high-end application」主題。共同形成了獨特的指紋。