### 摘要

This paper presents a new successive approximation register (SAR) analog-to-digital converter (ADC) with partial floating capacitor switching (PFCS) scheme for low-power data converters. By interchanging the switching order of the largest capacitor with the second largest one the switching energy consumption can be efficiently reduced. From the mathematical calculation result, the proposed technique achieves 96.11% less switching energy compared to the conventional approach. The presented 10-bit PFCS-based SAR ADC is implemented in a CMOS 0.18-μm 1P6M technology. The power consumption of the presented prototype is only 7.16-μW with a sampling rate of 1-MS/s at a supply voltage of 0.9-V and a 21.56-fF/conversion-step figure of merit is achieved.

原文 | 英語 |
---|---|

主出版物標題 | ESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference |

頁面 | 475-478 |

頁數 | 4 |

DOIs | |

出版狀態 | 已發佈 - 2011 十二月 12 |

事件 | 37th European Solid-State Circuits Conference, ESSCIRC 2011 - Helsinki, 芬兰 持續時間: 2011 九月 12 → 2011 九月 16 |

### 出版系列

名字 | European Solid-State Circuits Conference |
---|---|

ISSN（列印） | 1930-8833 |

### 其他

其他 | 37th European Solid-State Circuits Conference, ESSCIRC 2011 |
---|---|

國家 | 芬兰 |

城市 | Helsinki |

期間 | 11/9/12 → 11/9/16 |

### 指紋

### ASJC Scopus subject areas

- Hardware and Architecture
- Electrical and Electronic Engineering

### 引用此文

*ESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference*(頁 475-478). [6045010] (European Solid-State Circuits Conference). https://doi.org/10.1109/ESSCIRC.2011.6045010

**A high energy-efficiency SAR ADC based on partial floating capacitor switching technique.** / Kuo, Chien-Hung; Hsieh, Cheng En.

研究成果: 書貢獻/報告類型 › 會議貢獻

*ESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference.*, 6045010, European Solid-State Circuits Conference, 頁 475-478, 37th European Solid-State Circuits Conference, ESSCIRC 2011, Helsinki, 芬兰, 11/9/12. https://doi.org/10.1109/ESSCIRC.2011.6045010

}

TY - GEN

T1 - A high energy-efficiency SAR ADC based on partial floating capacitor switching technique

AU - Kuo, Chien-Hung

AU - Hsieh, Cheng En

PY - 2011/12/12

Y1 - 2011/12/12

N2 - This paper presents a new successive approximation register (SAR) analog-to-digital converter (ADC) with partial floating capacitor switching (PFCS) scheme for low-power data converters. By interchanging the switching order of the largest capacitor with the second largest one the switching energy consumption can be efficiently reduced. From the mathematical calculation result, the proposed technique achieves 96.11% less switching energy compared to the conventional approach. The presented 10-bit PFCS-based SAR ADC is implemented in a CMOS 0.18-μm 1P6M technology. The power consumption of the presented prototype is only 7.16-μW with a sampling rate of 1-MS/s at a supply voltage of 0.9-V and a 21.56-fF/conversion-step figure of merit is achieved.

AB - This paper presents a new successive approximation register (SAR) analog-to-digital converter (ADC) with partial floating capacitor switching (PFCS) scheme for low-power data converters. By interchanging the switching order of the largest capacitor with the second largest one the switching energy consumption can be efficiently reduced. From the mathematical calculation result, the proposed technique achieves 96.11% less switching energy compared to the conventional approach. The presented 10-bit PFCS-based SAR ADC is implemented in a CMOS 0.18-μm 1P6M technology. The power consumption of the presented prototype is only 7.16-μW with a sampling rate of 1-MS/s at a supply voltage of 0.9-V and a 21.56-fF/conversion-step figure of merit is achieved.

UR - http://www.scopus.com/inward/record.url?scp=82955194670&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=82955194670&partnerID=8YFLogxK

U2 - 10.1109/ESSCIRC.2011.6045010

DO - 10.1109/ESSCIRC.2011.6045010

M3 - Conference contribution

AN - SCOPUS:82955194670

SN - 9781457707018

T3 - European Solid-State Circuits Conference

SP - 475

EP - 478

BT - ESSCIRC 2011 - Proceedings of the 37th European Solid-State Circuits Conference

ER -