摘要
A built-in pre-distortion linearizer using cold-mode MOSFET with forward body bias is presented for 60 GHz CMOS PA linearization on 90 nm CMOS LP process. The power amplifier (PA) achieves a P sat of 10.72 dBm and OP 1 dB of 7.3 dBm from 1.2 V supply. After linearization, the OP 1 dB has been doubled from 7.3 to 10.2 dBm and the operating PAE at OP 1 dB consequently improves from 5.4% to 10.8%. The optimum improvement of the IMD3 is 25 dB.
| 原文 | 英語 |
|---|---|
| 文章編號 | 6070991 |
| 頁(從 - 到) | 676-678 |
| 頁數 | 3 |
| 期刊 | IEEE Microwave and Wireless Components Letters |
| 卷 | 21 |
| 發行號 | 12 |
| DOIs | |
| 出版狀態 | 已發佈 - 2011 12月 |
ASJC Scopus subject areas
- 凝聚態物理學
- 電氣與電子工程
指紋
深入研究「A 60 GHz CMOS power amplifier with built-in pre-distortion linearizer」主題。共同形成了獨特的指紋。引用此
- APA
- Standard
- Harvard
- Vancouver
- Author
- BIBTEX
- RIS