A 40-GHz 4-Bit Digitally Controlled VGA with Low Phase Variation Using 65-nm CMOS Process

Jeng Han Tsai; Chia Lung Lin

doi:10.1109/LMWC.2019.2942013

A 40-GHz 4-Bit Digitally Controlled VGA with Low Phase Variation Using 65-nm CMOS Process

Jeng Han Tsai^*, Chia Lung Lin

^*此作品的通信作者

電機工程學系

研究成果: 雜誌貢獻 › 期刊論文 › 同行評審

23 引文斯高帕斯（Scopus）

摘要

A 40-GHz variable gain amplifier (VGA) with 4-bit digital gain control and low phase variation is designed and fabricated on the 65-nm CMOS process. The digital gain control mechanism is achieved using the presented digital version current steering topology. The measured gain of the VGA is between 22 and 6 dB at 40 GHz with 16 different linear-in-decibel gain states. Using the proposed two-stage digital version current steering VGA phase compensation technique, the measured phase variation is 3.18° within a 16-dB gain control range (GCR) and the root mean square (rms) phase error is 0.89° at 40 GHz.

原文	英語
文章編號	8856253
頁（從 - 到）	729-732
頁數	4
期刊	IEEE Microwave and Wireless Components Letters
卷	29
發行號	11
DOIs	https://doi.org/10.1109/LMWC.2019.2942013
出版狀態	已發佈 - 2019 11月

ASJC Scopus subject areas

凝聚態物理學
電氣與電子工程

存取文件

10.1109/LMWC.2019.2942013

其它文件與鏈接

引用此

@article{808261e403174b6887e05120be3b54ef,

title = "A 40-GHz 4-Bit Digitally Controlled VGA with Low Phase Variation Using 65-nm CMOS Process",

abstract = "A 40-GHz variable gain amplifier (VGA) with 4-bit digital gain control and low phase variation is designed and fabricated on the 65-nm CMOS process. The digital gain control mechanism is achieved using the presented digital version current steering topology. The measured gain of the VGA is between 22 and 6 dB at 40 GHz with 16 different linear-in-decibel gain states. Using the proposed two-stage digital version current steering VGA phase compensation technique, the measured phase variation is 3.18° within a 16-dB gain control range (GCR) and the root mean square (rms) phase error is 0.89° at 40 GHz.",

keywords = "Current steering, digital control, low phase variation, millimeter-wave (MMW), variable gain amplifier (VGA)",

author = "Tsai, {Jeng Han} and Lin, {Chia Lung}",

note = "Funding Information: This work was supported in part by the Industry Technology Research Institute, Hsinchu, Taiwan and in part by the Ministry of Science and Technology of Taiwan under Grant MOST 107-2221-E-003-004-MY2. Funding Information: Manuscript received August 19, 2019; accepted August 25, 2019. Date of publication October 7, 2019; date of current version November 6, 2019. This work was supported in part by the Industry Technology Research Institute, Hsinchu, Taiwan and in part by the Ministry of Science and Technology of Taiwan under Grant MOST 107-2221-E-003-004-MY2. (Corresponding author: Jeng-Han Tsai.) The authors are with the Department of Electrical Engineering, National Taiwan Normal University, Taipei 10610, Taiwan (e-mail: jhtsai@ ntnu.edu.tw). Publisher Copyright: {\textcopyright} 2001-2012 IEEE.",

year = "2019",

month = nov,

doi = "10.1109/LMWC.2019.2942013",

language = "English",

volume = "29",

pages = "729--732",

journal = "IEEE Microwave and Wireless Components Letters",

issn = "1531-1309",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "11",

}

TY - JOUR

T1 - A 40-GHz 4-Bit Digitally Controlled VGA with Low Phase Variation Using 65-nm CMOS Process

AU - Tsai, Jeng Han

AU - Lin, Chia Lung

N1 - Funding Information: This work was supported in part by the Industry Technology Research Institute, Hsinchu, Taiwan and in part by the Ministry of Science and Technology of Taiwan under Grant MOST 107-2221-E-003-004-MY2. Funding Information: Manuscript received August 19, 2019; accepted August 25, 2019. Date of publication October 7, 2019; date of current version November 6, 2019. This work was supported in part by the Industry Technology Research Institute, Hsinchu, Taiwan and in part by the Ministry of Science and Technology of Taiwan under Grant MOST 107-2221-E-003-004-MY2. (Corresponding author: Jeng-Han Tsai.) The authors are with the Department of Electrical Engineering, National Taiwan Normal University, Taipei 10610, Taiwan (e-mail: jhtsai@ ntnu.edu.tw). Publisher Copyright: © 2001-2012 IEEE.

PY - 2019/11

Y1 - 2019/11

N2 - A 40-GHz variable gain amplifier (VGA) with 4-bit digital gain control and low phase variation is designed and fabricated on the 65-nm CMOS process. The digital gain control mechanism is achieved using the presented digital version current steering topology. The measured gain of the VGA is between 22 and 6 dB at 40 GHz with 16 different linear-in-decibel gain states. Using the proposed two-stage digital version current steering VGA phase compensation technique, the measured phase variation is 3.18° within a 16-dB gain control range (GCR) and the root mean square (rms) phase error is 0.89° at 40 GHz.

AB - A 40-GHz variable gain amplifier (VGA) with 4-bit digital gain control and low phase variation is designed and fabricated on the 65-nm CMOS process. The digital gain control mechanism is achieved using the presented digital version current steering topology. The measured gain of the VGA is between 22 and 6 dB at 40 GHz with 16 different linear-in-decibel gain states. Using the proposed two-stage digital version current steering VGA phase compensation technique, the measured phase variation is 3.18° within a 16-dB gain control range (GCR) and the root mean square (rms) phase error is 0.89° at 40 GHz.

KW - Current steering

KW - digital control

KW - low phase variation

KW - millimeter-wave (MMW)

KW - variable gain amplifier (VGA)

UR - http://www.scopus.com/inward/record.url?scp=85077499283&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85077499283&partnerID=8YFLogxK

U2 - 10.1109/LMWC.2019.2942013

DO - 10.1109/LMWC.2019.2942013

M3 - Article

AN - SCOPUS:85077499283

SN - 1531-1309

VL - 29

SP - 729

EP - 732

JO - IEEE Microwave and Wireless Components Letters

JF - IEEE Microwave and Wireless Components Letters

IS - 11

M1 - 8856253

ER -

A 40-GHz 4-Bit Digitally Controlled VGA with Low Phase Variation Using 65-nm CMOS Process

摘要

ASJC Scopus subject areas

存取文件

其它文件與鏈接

指紋

引用此