A 27-42-GHz low phase error 5-Bit passive phase shifter in 65-nm CMOS technology

Jeng Han Tsai*, Yi Lun Tung, Yu Hui Lin

*此作品的通信作者

研究成果: 雜誌貢獻期刊論文同行評審

41 引文 斯高帕斯(Scopus)

摘要

A 27-42-GHz 5-bit passive switching phase shifter is presented using 65-nm CMOS technology for the fifth generation (5G) applications. In the 180° phase shift bit, a reflection-type-based biphase modulator topology is developed to achieve good phase shifting performance over a wide bandwidth. The measured insertion loss (IL) of all 32 states is 12.4 ± 1.2 dB at 39 GHz and 11.4 ± 2.3 dB at 28 GHz with zero dc power. The phase shifter demonstrates an ultralow root mean square (rms) phase error of 0.7° and a low rms amplitude error of 0.8 dB at 37 GHz with an inherent digital phase-control mechanism. The rms phase error is less than 3.8° and the rms amplitude error is less than 2.1 dB from 27 to 42 GHz.

原文英語
文章編號9162078
頁(從 - 到)900-903
頁數4
期刊IEEE Microwave and Wireless Components Letters
30
發行號9
DOIs
出版狀態已發佈 - 2020 9月

ASJC Scopus subject areas

  • 凝聚態物理學
  • 電氣與電子工程

指紋

深入研究「A 27-42-GHz low phase error 5-Bit passive phase shifter in 65-nm CMOS technology」主題。共同形成了獨特的指紋。

引用此