VLSI architecture for motion vector quantization

Wen Jyi Hwang*, Chien Min Ou, Wen Ming Lu, Chun Fu Lin

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)


This paper present a novel VLSI architecture for the block-matching operations based on the motion vector quantizers (MVQs). Since the distribution of the check point locations of the MVQ is irregular, the usual VLSI architectures for regular block-matching processes may not be effective for the hardware implementation of the MVQ. Our architecture solves this problem by adopting a scheme capable of performing both sequential and parallel block-matching processes. For the check points having close locations, their block-matching processes are performed sequentially to reduce both the I/O rate and the clock cycle. On the other hand, we perform the parallel block-matching processes for the check points which are widely separated so that the clock cycle can be reduced while retaining the I/O rate. Because of the flexibility for the sequential and parallel selection, our architecture requires less clock cycle and I/O rate for the MVQ hardware implementation as compared with other existing architectures.

Original languageEnglish
Pages (from-to)237-242
Number of pages6
JournalIEEE Transactions on Consumer Electronics
Issue number1
Publication statusPublished - 2003 Feb


  • Motion compensation
  • VLSI
  • Vector quantization
  • Video coding

ASJC Scopus subject areas

  • Media Technology
  • Electrical and Electronic Engineering


Dive into the research topics of 'VLSI architecture for motion vector quantization'. Together they form a unique fingerprint.

Cite this