Thin Relaxed SiGe Layers for Strained Si CMOS

P. S. Chen*, S. W. Lee, M. H. Lee, C. W. Liu, M. J. Tsai

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

High quality, low cost and smooth surface of thin relaxed SiGe layers on new buffers are fabricated This SiGe nanostructure buffers help thin SiGe uniform layers to relax by introducing some dislocations networks. With these novel Si/Ge buffer, the reduction of thickness of relaxed SiGe uniform layer are from 50 to 75% . The mobility enhancement of the strained Si n-MOSFET deposited on theses relaxed SiGe layer/SiGe buffers are 8 to 40% higher than that of controlled compositional graded SiGe buffers. Such thin relaxed SiGe layerson these new buffers proves to be useful approach to fabricate high quality relaxed epilayers with large lattice mismatch.

Original languageEnglish
Title of host publication2004 Semiconductor Manufacturing Technology Workshop Proceedings, SMTW
Pages79-82
Number of pages4
Publication statusPublished - 2004
Externally publishedYes
Event2004 Semiconductor Manufacturing Technology Workshop Proceedings, SMTW - , Taiwan
Duration: 2004 Sept 92004 Sept 10

Publication series

Name2004 Semiconductor Manufacturing Technology Workshop Proceedings, SMTW

Other

Other2004 Semiconductor Manufacturing Technology Workshop Proceedings, SMTW
Country/TerritoryTaiwan
Period2004/09/092004/09/10

ASJC Scopus subject areas

  • General Engineering

Fingerprint

Dive into the research topics of 'Thin Relaxed SiGe Layers for Strained Si CMOS'. Together they form a unique fingerprint.

Cite this