The fabrication of poly-Si MOSFETs using ultra-thin high-K/metal-gate stack for monolithic 3D integrated circuits technology applications

T. H. Wu, Min-Hung Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The 3D-ICs have been believed as one of candidates for IC structures to beyond Moore's law as scaling down to reach physic limitation in the future. The sequential process of monolithic 3D-ICs has the advantage of low cost as compare with wafer bonding process. Recently, poly-Ge with high mobility had been reported for monolithic 3D ICs [1], the worse on/off ratio due to high transistor leakage is an issue to development. The high performance upper transistors will be developed to compatible with CMOSFETs of base layer, high-K/metal gate (HK/MG) poly-Si MOSFET could be a solution (Fig. 1). With the experience of flat panel display, the poly-Si TFTs have the property of low temperature process to meet the requirement of monolithic 3D-ICs, which is processing after base transistors. However, hafnium based oxide becomes a mainstream to develop high-K gate-dielectric material in MOSFET due to its high-K value ( 25), widebandgap, acceptable band alignment, and superior thermal stability. The poly-Si TFTs with thick hafnium based oxide ( 20 nm) have been reported the subthreshold swing (SS) as 280 mV/dec [2] and 300 mV/dec [3] for n-channel and p-channel, respectively. In this work, we will integrate ultra-thin HfSiO x and TiN gate stack with poly-Si for high performance applications, such as monolithic 3D-ICs, and system on glass (SOG).

Original languageEnglish
Title of host publication2011 International Semiconductor Device Research Symposium, ISDRS 2011
DOIs
Publication statusPublished - 2011 Dec 1
Event2011 International Semiconductor Device Research Symposium, ISDRS 2011 - College Park, MD, United States
Duration: 2011 Dec 72011 Dec 9

Publication series

Name2011 International Semiconductor Device Research Symposium, ISDRS 2011

Other

Other2011 International Semiconductor Device Research Symposium, ISDRS 2011
CountryUnited States
CityCollege Park, MD
Period11/12/711/12/9

Fingerprint

Monolithic integrated circuits
Polysilicon
Fabrication
Transistors
Hafnium
Metals
Wafer bonding
Flat panel displays
Oxides
Gate dielectrics
Thermodynamic stability
Physics
Glass
Three dimensional integrated circuits
Processing
Costs
Temperature

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Wu, T. H., & Lee, M-H. (2011). The fabrication of poly-Si MOSFETs using ultra-thin high-K/metal-gate stack for monolithic 3D integrated circuits technology applications. In 2011 International Semiconductor Device Research Symposium, ISDRS 2011 [6135219] (2011 International Semiconductor Device Research Symposium, ISDRS 2011). https://doi.org/10.1109/ISDRS.2011.6135219

The fabrication of poly-Si MOSFETs using ultra-thin high-K/metal-gate stack for monolithic 3D integrated circuits technology applications. / Wu, T. H.; Lee, Min-Hung.

2011 International Semiconductor Device Research Symposium, ISDRS 2011. 2011. 6135219 (2011 International Semiconductor Device Research Symposium, ISDRS 2011).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Wu, TH & Lee, M-H 2011, The fabrication of poly-Si MOSFETs using ultra-thin high-K/metal-gate stack for monolithic 3D integrated circuits technology applications. in 2011 International Semiconductor Device Research Symposium, ISDRS 2011., 6135219, 2011 International Semiconductor Device Research Symposium, ISDRS 2011, 2011 International Semiconductor Device Research Symposium, ISDRS 2011, College Park, MD, United States, 11/12/7. https://doi.org/10.1109/ISDRS.2011.6135219
Wu TH, Lee M-H. The fabrication of poly-Si MOSFETs using ultra-thin high-K/metal-gate stack for monolithic 3D integrated circuits technology applications. In 2011 International Semiconductor Device Research Symposium, ISDRS 2011. 2011. 6135219. (2011 International Semiconductor Device Research Symposium, ISDRS 2011). https://doi.org/10.1109/ISDRS.2011.6135219
Wu, T. H. ; Lee, Min-Hung. / The fabrication of poly-Si MOSFETs using ultra-thin high-K/metal-gate stack for monolithic 3D integrated circuits technology applications. 2011 International Semiconductor Device Research Symposium, ISDRS 2011. 2011. (2011 International Semiconductor Device Research Symposium, ISDRS 2011).
@inproceedings{688d7c7c6f0e4aa5ab1eab012db67cc4,
title = "The fabrication of poly-Si MOSFETs using ultra-thin high-K/metal-gate stack for monolithic 3D integrated circuits technology applications",
abstract = "The 3D-ICs have been believed as one of candidates for IC structures to beyond Moore's law as scaling down to reach physic limitation in the future. The sequential process of monolithic 3D-ICs has the advantage of low cost as compare with wafer bonding process. Recently, poly-Ge with high mobility had been reported for monolithic 3D ICs [1], the worse on/off ratio due to high transistor leakage is an issue to development. The high performance upper transistors will be developed to compatible with CMOSFETs of base layer, high-K/metal gate (HK/MG) poly-Si MOSFET could be a solution (Fig. 1). With the experience of flat panel display, the poly-Si TFTs have the property of low temperature process to meet the requirement of monolithic 3D-ICs, which is processing after base transistors. However, hafnium based oxide becomes a mainstream to develop high-K gate-dielectric material in MOSFET due to its high-K value ( 25), widebandgap, acceptable band alignment, and superior thermal stability. The poly-Si TFTs with thick hafnium based oxide ( 20 nm) have been reported the subthreshold swing (SS) as 280 mV/dec [2] and 300 mV/dec [3] for n-channel and p-channel, respectively. In this work, we will integrate ultra-thin HfSiO x and TiN gate stack with poly-Si for high performance applications, such as monolithic 3D-ICs, and system on glass (SOG).",
author = "Wu, {T. H.} and Min-Hung Lee",
year = "2011",
month = "12",
day = "1",
doi = "10.1109/ISDRS.2011.6135219",
language = "English",
isbn = "9781457717550",
series = "2011 International Semiconductor Device Research Symposium, ISDRS 2011",
booktitle = "2011 International Semiconductor Device Research Symposium, ISDRS 2011",

}

TY - GEN

T1 - The fabrication of poly-Si MOSFETs using ultra-thin high-K/metal-gate stack for monolithic 3D integrated circuits technology applications

AU - Wu, T. H.

AU - Lee, Min-Hung

PY - 2011/12/1

Y1 - 2011/12/1

N2 - The 3D-ICs have been believed as one of candidates for IC structures to beyond Moore's law as scaling down to reach physic limitation in the future. The sequential process of monolithic 3D-ICs has the advantage of low cost as compare with wafer bonding process. Recently, poly-Ge with high mobility had been reported for monolithic 3D ICs [1], the worse on/off ratio due to high transistor leakage is an issue to development. The high performance upper transistors will be developed to compatible with CMOSFETs of base layer, high-K/metal gate (HK/MG) poly-Si MOSFET could be a solution (Fig. 1). With the experience of flat panel display, the poly-Si TFTs have the property of low temperature process to meet the requirement of monolithic 3D-ICs, which is processing after base transistors. However, hafnium based oxide becomes a mainstream to develop high-K gate-dielectric material in MOSFET due to its high-K value ( 25), widebandgap, acceptable band alignment, and superior thermal stability. The poly-Si TFTs with thick hafnium based oxide ( 20 nm) have been reported the subthreshold swing (SS) as 280 mV/dec [2] and 300 mV/dec [3] for n-channel and p-channel, respectively. In this work, we will integrate ultra-thin HfSiO x and TiN gate stack with poly-Si for high performance applications, such as monolithic 3D-ICs, and system on glass (SOG).

AB - The 3D-ICs have been believed as one of candidates for IC structures to beyond Moore's law as scaling down to reach physic limitation in the future. The sequential process of monolithic 3D-ICs has the advantage of low cost as compare with wafer bonding process. Recently, poly-Ge with high mobility had been reported for monolithic 3D ICs [1], the worse on/off ratio due to high transistor leakage is an issue to development. The high performance upper transistors will be developed to compatible with CMOSFETs of base layer, high-K/metal gate (HK/MG) poly-Si MOSFET could be a solution (Fig. 1). With the experience of flat panel display, the poly-Si TFTs have the property of low temperature process to meet the requirement of monolithic 3D-ICs, which is processing after base transistors. However, hafnium based oxide becomes a mainstream to develop high-K gate-dielectric material in MOSFET due to its high-K value ( 25), widebandgap, acceptable band alignment, and superior thermal stability. The poly-Si TFTs with thick hafnium based oxide ( 20 nm) have been reported the subthreshold swing (SS) as 280 mV/dec [2] and 300 mV/dec [3] for n-channel and p-channel, respectively. In this work, we will integrate ultra-thin HfSiO x and TiN gate stack with poly-Si for high performance applications, such as monolithic 3D-ICs, and system on glass (SOG).

UR - http://www.scopus.com/inward/record.url?scp=84863145032&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863145032&partnerID=8YFLogxK

U2 - 10.1109/ISDRS.2011.6135219

DO - 10.1109/ISDRS.2011.6135219

M3 - Conference contribution

AN - SCOPUS:84863145032

SN - 9781457717550

T3 - 2011 International Semiconductor Device Research Symposium, ISDRS 2011

BT - 2011 International Semiconductor Device Research Symposium, ISDRS 2011

ER -