Simulation of the processor array with reconfigurable bus system on the PRAM
- Shun Shii Lin*
*Corresponding author for this work
Research output: Contribution to journal › Article › peer-review
Research output: Contribution to journal › Article › peer-review