Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack

Chien Liu, Ping Guang Chen, Meng Jie Xie, Shao Nong Liu, Jun Wei Lee, Shao Jia Huang, Sally Liu, Yu Sheng Chen, Heng Yuan Lee, Ming Han Liao, Pang Shiu Chen, Min Hung Lee

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

The concept of ferroelectric (FE) negative capacitance (NC) may be a turning point in overcoming the physical limitations imposed by the Boltzmann tyranny to realize next-generation state-of-the-art devices. Both the body factor (m-factor) and the transport mechanism (n-factor) are simultaneously improved by integrating an NC with a tunnel FET (TFET). The modeling approach is discussed in this study as well as the NC physics. By optimizing the thicknesses of FE, semiconductor, and interfacial layers, the capacitance of the FE layers is modulated to match that of a MOS resulting in the smallest subthreshold swing that is also hysteresis-free. An ultrathin-body double gate tunnel FET (UTB-DG-TFET) exhibits a steep slope (a subthreshold swing below 10mV/dec over more than 4 orders of magnitude) for low-power applications (<0.2V switching voltage) to realize next-generation state-of-the-art devices.

Original languageEnglish
Article number04EB08
JournalJapanese Journal of Applied Physics
Volume55
Issue number4
DOIs
Publication statusPublished - 2016 Apr

Fingerprint

Field effect transistors
Ferroelectric materials
tunnels
Tunnels
Capacitance
field effect transistors
capacitance
simulation
Hysteresis
Physics
hysteresis
Semiconductor materials
slopes
physics
Electric potential
electric potential

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Cite this

Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack. / Liu, Chien; Chen, Ping Guang; Xie, Meng Jie; Liu, Shao Nong; Lee, Jun Wei; Huang, Shao Jia; Liu, Sally; Chen, Yu Sheng; Lee, Heng Yuan; Liao, Ming Han; Chen, Pang Shiu; Lee, Min Hung.

In: Japanese Journal of Applied Physics, Vol. 55, No. 4, 04EB08, 04.2016.

Research output: Contribution to journalArticle

Liu, C, Chen, PG, Xie, MJ, Liu, SN, Lee, JW, Huang, SJ, Liu, S, Chen, YS, Lee, HY, Liao, MH, Chen, PS & Lee, MH 2016, 'Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack', Japanese Journal of Applied Physics, vol. 55, no. 4, 04EB08. https://doi.org/10.7567/JJAP.55.04EB08
Liu, Chien ; Chen, Ping Guang ; Xie, Meng Jie ; Liu, Shao Nong ; Lee, Jun Wei ; Huang, Shao Jia ; Liu, Sally ; Chen, Yu Sheng ; Lee, Heng Yuan ; Liao, Ming Han ; Chen, Pang Shiu ; Lee, Min Hung. / Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack. In: Japanese Journal of Applied Physics. 2016 ; Vol. 55, No. 4.
@article{dfb0b0823e4e4a30b028f6005b35ff06,
title = "Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack",
abstract = "The concept of ferroelectric (FE) negative capacitance (NC) may be a turning point in overcoming the physical limitations imposed by the Boltzmann tyranny to realize next-generation state-of-the-art devices. Both the body factor (m-factor) and the transport mechanism (n-factor) are simultaneously improved by integrating an NC with a tunnel FET (TFET). The modeling approach is discussed in this study as well as the NC physics. By optimizing the thicknesses of FE, semiconductor, and interfacial layers, the capacitance of the FE layers is modulated to match that of a MOS resulting in the smallest subthreshold swing that is also hysteresis-free. An ultrathin-body double gate tunnel FET (UTB-DG-TFET) exhibits a steep slope (a subthreshold swing below 10mV/dec over more than 4 orders of magnitude) for low-power applications (<0.2V switching voltage) to realize next-generation state-of-the-art devices.",
author = "Chien Liu and Chen, {Ping Guang} and Xie, {Meng Jie} and Liu, {Shao Nong} and Lee, {Jun Wei} and Huang, {Shao Jia} and Sally Liu and Chen, {Yu Sheng} and Lee, {Heng Yuan} and Liao, {Ming Han} and Chen, {Pang Shiu} and Lee, {Min Hung}",
year = "2016",
month = "4",
doi = "10.7567/JJAP.55.04EB08",
language = "English",
volume = "55",
journal = "Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes",
issn = "0021-4922",
publisher = "Japan Society of Applied Physics",
number = "4",

}

TY - JOUR

T1 - Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack

AU - Liu, Chien

AU - Chen, Ping Guang

AU - Xie, Meng Jie

AU - Liu, Shao Nong

AU - Lee, Jun Wei

AU - Huang, Shao Jia

AU - Liu, Sally

AU - Chen, Yu Sheng

AU - Lee, Heng Yuan

AU - Liao, Ming Han

AU - Chen, Pang Shiu

AU - Lee, Min Hung

PY - 2016/4

Y1 - 2016/4

N2 - The concept of ferroelectric (FE) negative capacitance (NC) may be a turning point in overcoming the physical limitations imposed by the Boltzmann tyranny to realize next-generation state-of-the-art devices. Both the body factor (m-factor) and the transport mechanism (n-factor) are simultaneously improved by integrating an NC with a tunnel FET (TFET). The modeling approach is discussed in this study as well as the NC physics. By optimizing the thicknesses of FE, semiconductor, and interfacial layers, the capacitance of the FE layers is modulated to match that of a MOS resulting in the smallest subthreshold swing that is also hysteresis-free. An ultrathin-body double gate tunnel FET (UTB-DG-TFET) exhibits a steep slope (a subthreshold swing below 10mV/dec over more than 4 orders of magnitude) for low-power applications (<0.2V switching voltage) to realize next-generation state-of-the-art devices.

AB - The concept of ferroelectric (FE) negative capacitance (NC) may be a turning point in overcoming the physical limitations imposed by the Boltzmann tyranny to realize next-generation state-of-the-art devices. Both the body factor (m-factor) and the transport mechanism (n-factor) are simultaneously improved by integrating an NC with a tunnel FET (TFET). The modeling approach is discussed in this study as well as the NC physics. By optimizing the thicknesses of FE, semiconductor, and interfacial layers, the capacitance of the FE layers is modulated to match that of a MOS resulting in the smallest subthreshold swing that is also hysteresis-free. An ultrathin-body double gate tunnel FET (UTB-DG-TFET) exhibits a steep slope (a subthreshold swing below 10mV/dec over more than 4 orders of magnitude) for low-power applications (<0.2V switching voltage) to realize next-generation state-of-the-art devices.

UR - http://www.scopus.com/inward/record.url?scp=84963680032&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84963680032&partnerID=8YFLogxK

U2 - 10.7567/JJAP.55.04EB08

DO - 10.7567/JJAP.55.04EB08

M3 - Article

AN - SCOPUS:84963680032

VL - 55

JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

SN - 0021-4922

IS - 4

M1 - 04EB08

ER -