Shift-or circuit for efficient network intrusion detection pattern matching

Huang Chun Roan, Wen-Jyi Hwang, Chia Tien Dan Lo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

This paper introduces a novel FPGA-based signature match co-processor architecture serving as the core of a hardwarebased network intrusion detection system (NIDS). The signature match co-processor architecture is based on the shift-or algorithm. The architecture is comprised of simple shift registers, or-gates, and ROMs where patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of NIDS systems.

Original languageEnglish
Title of host publicationProceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL
Pages785-790
Number of pages6
DOIs
Publication statusPublished - 2006 Dec 1
Event2006 International Conference on Field Programmable Logic and Applications, FPL - Madrid, Spain
Duration: 2006 Aug 282006 Aug 30

Publication series

NameProceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Other

Other2006 International Conference on Field Programmable Logic and Applications, FPL
CountrySpain
CityMadrid
Period06/8/2806/8/30

Fingerprint

Pattern matching
Intrusion detection
Field programmable gate arrays (FPGA)
Shift registers
ROM
Networks (circuits)
Throughput
Hardware
Coprocessor

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Electrical and Electronic Engineering

Cite this

Roan, H. C., Hwang, W-J., & Lo, C. T. D. (2006). Shift-or circuit for efficient network intrusion detection pattern matching. In Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL (pp. 785-790). [4101076] (Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL). https://doi.org/10.1109/FPL.2006.311314

Shift-or circuit for efficient network intrusion detection pattern matching. / Roan, Huang Chun; Hwang, Wen-Jyi; Lo, Chia Tien Dan.

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL. 2006. p. 785-790 4101076 (Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Roan, HC, Hwang, W-J & Lo, CTD 2006, Shift-or circuit for efficient network intrusion detection pattern matching. in Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL., 4101076, Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL, pp. 785-790, 2006 International Conference on Field Programmable Logic and Applications, FPL, Madrid, Spain, 06/8/28. https://doi.org/10.1109/FPL.2006.311314
Roan HC, Hwang W-J, Lo CTD. Shift-or circuit for efficient network intrusion detection pattern matching. In Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL. 2006. p. 785-790. 4101076. (Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL). https://doi.org/10.1109/FPL.2006.311314
Roan, Huang Chun ; Hwang, Wen-Jyi ; Lo, Chia Tien Dan. / Shift-or circuit for efficient network intrusion detection pattern matching. Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL. 2006. pp. 785-790 (Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL).
@inproceedings{148d1b868b50493d8bf26a7942177059,
title = "Shift-or circuit for efficient network intrusion detection pattern matching",
abstract = "This paper introduces a novel FPGA-based signature match co-processor architecture serving as the core of a hardwarebased network intrusion detection system (NIDS). The signature match co-processor architecture is based on the shift-or algorithm. The architecture is comprised of simple shift registers, or-gates, and ROMs where patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of NIDS systems.",
author = "Roan, {Huang Chun} and Wen-Jyi Hwang and Lo, {Chia Tien Dan}",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/FPL.2006.311314",
language = "English",
isbn = "142440312X",
series = "Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL",
pages = "785--790",
booktitle = "Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL",

}

TY - GEN

T1 - Shift-or circuit for efficient network intrusion detection pattern matching

AU - Roan, Huang Chun

AU - Hwang, Wen-Jyi

AU - Lo, Chia Tien Dan

PY - 2006/12/1

Y1 - 2006/12/1

N2 - This paper introduces a novel FPGA-based signature match co-processor architecture serving as the core of a hardwarebased network intrusion detection system (NIDS). The signature match co-processor architecture is based on the shift-or algorithm. The architecture is comprised of simple shift registers, or-gates, and ROMs where patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of NIDS systems.

AB - This paper introduces a novel FPGA-based signature match co-processor architecture serving as the core of a hardwarebased network intrusion detection system (NIDS). The signature match co-processor architecture is based on the shift-or algorithm. The architecture is comprised of simple shift registers, or-gates, and ROMs where patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of NIDS systems.

UR - http://www.scopus.com/inward/record.url?scp=46249124852&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46249124852&partnerID=8YFLogxK

U2 - 10.1109/FPL.2006.311314

DO - 10.1109/FPL.2006.311314

M3 - Conference contribution

AN - SCOPUS:46249124852

SN - 142440312X

SN - 9781424403127

T3 - Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

SP - 785

EP - 790

BT - Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

ER -