Rule-based scheduling in wafer fabrication with due date-based objectives

Tsung-Che Chiang, Li Chen Fu

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

Wafer fabrication is a capital-intensive and highly complex manufacturing process. In the wafer fabrication facility (fab), wafers are grouped as a lot to go through repeated sequences of operations to build circuitry. Lot scheduling is an important task for manufacturers to improve production efficiency and meet customers' requirements of on-time delivery. In this research we propose a dispatching rule for lot scheduling in wafer fabs, focusing on three due date-based objectives: on-time delivery rate, mean tardiness, and maximum tardiness. Although many dispatching rules have been proposed in the literature, they usually perform well in some objectives and bad in others. Our rule implements good principles in existing rules by means of (1) an urgency function for a single lot, (2) a priority index function considering total urgency of multiple waiting lots, (3) a due date extension procedure for dealing with tardy lots, and (4) a lot filtering procedure for selecting urgent lots. Simulation experiments are conducted using nine data sets of fabs. Six scenarios formed by two levels of load and three levels of due date tightness are tested for each fab. Performance verification of the proposed rule is achieved by comparing with nine benchmark rules. The experimental results show that the proposed rule outperforms the benchmark rules in terms of all concerned objective functions.

Original languageEnglish
Pages (from-to)2820-2835
Number of pages16
JournalComputers and Operations Research
Volume39
Issue number11
DOIs
Publication statusPublished - 2012 Nov 1

Fingerprint

Due Dates
Wafer
Fabrication
Scheduling
Dispatching Rules
Tardiness
Benchmark
Tightness
Simulation Experiment
Rule-based
Due dates
Wafer fabrication
Filtering
Customers
Objective function
Manufacturing
Experiments
Scenarios
Dispatching rules
Delivery time

Keywords

  • Dispatching rules
  • On-time delivery
  • Scheduling
  • Semiconductor manufacturing
  • Tardiness
  • Wafer fabrication

ASJC Scopus subject areas

  • Computer Science(all)
  • Modelling and Simulation
  • Management Science and Operations Research

Cite this

Rule-based scheduling in wafer fabrication with due date-based objectives. / Chiang, Tsung-Che; Fu, Li Chen.

In: Computers and Operations Research, Vol. 39, No. 11, 01.11.2012, p. 2820-2835.

Research output: Contribution to journalArticle

@article{c75a1f6599304dfd922baa81064b7310,
title = "Rule-based scheduling in wafer fabrication with due date-based objectives",
abstract = "Wafer fabrication is a capital-intensive and highly complex manufacturing process. In the wafer fabrication facility (fab), wafers are grouped as a lot to go through repeated sequences of operations to build circuitry. Lot scheduling is an important task for manufacturers to improve production efficiency and meet customers' requirements of on-time delivery. In this research we propose a dispatching rule for lot scheduling in wafer fabs, focusing on three due date-based objectives: on-time delivery rate, mean tardiness, and maximum tardiness. Although many dispatching rules have been proposed in the literature, they usually perform well in some objectives and bad in others. Our rule implements good principles in existing rules by means of (1) an urgency function for a single lot, (2) a priority index function considering total urgency of multiple waiting lots, (3) a due date extension procedure for dealing with tardy lots, and (4) a lot filtering procedure for selecting urgent lots. Simulation experiments are conducted using nine data sets of fabs. Six scenarios formed by two levels of load and three levels of due date tightness are tested for each fab. Performance verification of the proposed rule is achieved by comparing with nine benchmark rules. The experimental results show that the proposed rule outperforms the benchmark rules in terms of all concerned objective functions.",
keywords = "Dispatching rules, On-time delivery, Scheduling, Semiconductor manufacturing, Tardiness, Wafer fabrication",
author = "Tsung-Che Chiang and Fu, {Li Chen}",
year = "2012",
month = "11",
day = "1",
doi = "10.1016/j.cor.2012.02.014",
language = "English",
volume = "39",
pages = "2820--2835",
journal = "Computers and Operations Research",
issn = "0305-0548",
number = "11",

}

TY - JOUR

T1 - Rule-based scheduling in wafer fabrication with due date-based objectives

AU - Chiang, Tsung-Che

AU - Fu, Li Chen

PY - 2012/11/1

Y1 - 2012/11/1

N2 - Wafer fabrication is a capital-intensive and highly complex manufacturing process. In the wafer fabrication facility (fab), wafers are grouped as a lot to go through repeated sequences of operations to build circuitry. Lot scheduling is an important task for manufacturers to improve production efficiency and meet customers' requirements of on-time delivery. In this research we propose a dispatching rule for lot scheduling in wafer fabs, focusing on three due date-based objectives: on-time delivery rate, mean tardiness, and maximum tardiness. Although many dispatching rules have been proposed in the literature, they usually perform well in some objectives and bad in others. Our rule implements good principles in existing rules by means of (1) an urgency function for a single lot, (2) a priority index function considering total urgency of multiple waiting lots, (3) a due date extension procedure for dealing with tardy lots, and (4) a lot filtering procedure for selecting urgent lots. Simulation experiments are conducted using nine data sets of fabs. Six scenarios formed by two levels of load and three levels of due date tightness are tested for each fab. Performance verification of the proposed rule is achieved by comparing with nine benchmark rules. The experimental results show that the proposed rule outperforms the benchmark rules in terms of all concerned objective functions.

AB - Wafer fabrication is a capital-intensive and highly complex manufacturing process. In the wafer fabrication facility (fab), wafers are grouped as a lot to go through repeated sequences of operations to build circuitry. Lot scheduling is an important task for manufacturers to improve production efficiency and meet customers' requirements of on-time delivery. In this research we propose a dispatching rule for lot scheduling in wafer fabs, focusing on three due date-based objectives: on-time delivery rate, mean tardiness, and maximum tardiness. Although many dispatching rules have been proposed in the literature, they usually perform well in some objectives and bad in others. Our rule implements good principles in existing rules by means of (1) an urgency function for a single lot, (2) a priority index function considering total urgency of multiple waiting lots, (3) a due date extension procedure for dealing with tardy lots, and (4) a lot filtering procedure for selecting urgent lots. Simulation experiments are conducted using nine data sets of fabs. Six scenarios formed by two levels of load and three levels of due date tightness are tested for each fab. Performance verification of the proposed rule is achieved by comparing with nine benchmark rules. The experimental results show that the proposed rule outperforms the benchmark rules in terms of all concerned objective functions.

KW - Dispatching rules

KW - On-time delivery

KW - Scheduling

KW - Semiconductor manufacturing

KW - Tardiness

KW - Wafer fabrication

UR - http://www.scopus.com/inward/record.url?scp=84859700286&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84859700286&partnerID=8YFLogxK

U2 - 10.1016/j.cor.2012.02.014

DO - 10.1016/j.cor.2012.02.014

M3 - Article

AN - SCOPUS:84859700286

VL - 39

SP - 2820

EP - 2835

JO - Computers and Operations Research

JF - Computers and Operations Research

SN - 0305-0548

IS - 11

ER -