Region-referenced phase unwrapping architecture for digital holographic microscopy

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This work presents a novel hardware phase-unwrapping architecture for digital holographic microscopy. The architecture is based on an iterative region-referenced algorithm because of its simplicity and effectiveness for phase unwrapping. The architecture therefore consumes fewer hardware resources for very large-scale integration implementation. In addition, a novel data reuse scheme is adopted for reducing the memory bandwidth required by the architecture. The architecture can then have fast computation speed for the iterative operations. The architecture has been implemented by field programmable gate array. It acts as a hardware accelerator in an embedded system developed by a network-on-chip platform for performance measurement. The superiorities of the proposed architecture have been confirmed by the experiments.

Original languageEnglish
Pages (from-to)A67-A75
JournalApplied Optics
Volume54
Issue number1
DOIs
Publication statusPublished - 2015 Jan 1

Fingerprint

microscopy
hardware
field-programmable gate arrays
reuse
very large scale integration
resources
accelerators
platforms
chips
bandwidth

ASJC Scopus subject areas

  • Atomic and Molecular Physics, and Optics

Cite this

Region-referenced phase unwrapping architecture for digital holographic microscopy. / Hwang, Wen-Jyi; Chen, Huan Yuan; Cheng, Chau-Jern.

In: Applied Optics, Vol. 54, No. 1, 01.01.2015, p. A67-A75.

Research output: Contribution to journalArticle

@article{bff3e402979540c781f819cd11a2f2fb,
title = "Region-referenced phase unwrapping architecture for digital holographic microscopy",
abstract = "This work presents a novel hardware phase-unwrapping architecture for digital holographic microscopy. The architecture is based on an iterative region-referenced algorithm because of its simplicity and effectiveness for phase unwrapping. The architecture therefore consumes fewer hardware resources for very large-scale integration implementation. In addition, a novel data reuse scheme is adopted for reducing the memory bandwidth required by the architecture. The architecture can then have fast computation speed for the iterative operations. The architecture has been implemented by field programmable gate array. It acts as a hardware accelerator in an embedded system developed by a network-on-chip platform for performance measurement. The superiorities of the proposed architecture have been confirmed by the experiments.",
author = "Wen-Jyi Hwang and Chen, {Huan Yuan} and Chau-Jern Cheng",
year = "2015",
month = "1",
day = "1",
doi = "10.1364/AO.54.000A67",
language = "English",
volume = "54",
pages = "A67--A75",
journal = "Applied Optics",
issn = "0003-6935",
publisher = "The Optical Society",
number = "1",

}

TY - JOUR

T1 - Region-referenced phase unwrapping architecture for digital holographic microscopy

AU - Hwang, Wen-Jyi

AU - Chen, Huan Yuan

AU - Cheng, Chau-Jern

PY - 2015/1/1

Y1 - 2015/1/1

N2 - This work presents a novel hardware phase-unwrapping architecture for digital holographic microscopy. The architecture is based on an iterative region-referenced algorithm because of its simplicity and effectiveness for phase unwrapping. The architecture therefore consumes fewer hardware resources for very large-scale integration implementation. In addition, a novel data reuse scheme is adopted for reducing the memory bandwidth required by the architecture. The architecture can then have fast computation speed for the iterative operations. The architecture has been implemented by field programmable gate array. It acts as a hardware accelerator in an embedded system developed by a network-on-chip platform for performance measurement. The superiorities of the proposed architecture have been confirmed by the experiments.

AB - This work presents a novel hardware phase-unwrapping architecture for digital holographic microscopy. The architecture is based on an iterative region-referenced algorithm because of its simplicity and effectiveness for phase unwrapping. The architecture therefore consumes fewer hardware resources for very large-scale integration implementation. In addition, a novel data reuse scheme is adopted for reducing the memory bandwidth required by the architecture. The architecture can then have fast computation speed for the iterative operations. The architecture has been implemented by field programmable gate array. It acts as a hardware accelerator in an embedded system developed by a network-on-chip platform for performance measurement. The superiorities of the proposed architecture have been confirmed by the experiments.

UR - http://www.scopus.com/inward/record.url?scp=84942364947&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84942364947&partnerID=8YFLogxK

U2 - 10.1364/AO.54.000A67

DO - 10.1364/AO.54.000A67

M3 - Article

AN - SCOPUS:84942364947

VL - 54

SP - A67-A75

JO - Applied Optics

JF - Applied Optics

SN - 0003-6935

IS - 1

ER -