Physically based modeling for stress assessment in MOS devices

Chang Chun Lee, Kuei Chih Lin, Yi Hsien Lin, Yu Cheng Lai, Chuan-Hsi Liu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

For the purpose of boosting the performance of MOS devices, applying mechanical stresses to change the semiconductor's band structure as well as to modulate the conduction mass is an effective and promising approach besides continuing to shrink the critical dimension of the devices. As a result of the stress impact on channel depends upon the layout-induced changes in topography of devices, it is therefore necessary to understand the physical behavior of strained silicon when the stressors such as silicon germanium (SiGe), silicon carbon (SiC) alloys and contact-etch-stop layer (CESL) are introduced. Accordingly, this paper presents a three-dimensional (3D) finite element analysis (FEA) combined with piezo-resistance mobility model to assess device performance in 40nm, 32nm technology node, and beyond. The presented simulation methodology is verified to be excellently reliable as is calibrated directly from electrical data. Based on the confirmed results of mobility gain, several important parameters, such as the recess depth of shallow trench isolation (STI) and channel width, are systematically investigated. It is noted that the stronger vertical stress (Szz) resulting from CESL is the main consequence of the reduction in channel width. Furthermore, the analytical results indicate that the extent of the mechanical effect of bending moment from a tensile CESL would be introduced into a fixed 100 nm narrow channel width of NMOSFETs when the concerned protruding gate width continues to increase.

Original languageEnglish
Title of host publication2014 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781479923342
DOIs
Publication statusPublished - 2014 Mar 13
Event2014 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2014 - Chengdu, China
Duration: 2014 Jun 182014 Jun 20

Other

Other2014 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2014
CountryChina
CityChengdu
Period14/6/1814/6/20

    Fingerprint

Keywords

  • Strained silicon
  • contact-etch-stop layer (CESL)
  • finite element analysis (FEA)
  • silicon carbon (SiC)
  • silicon germanium (SiGe)
  • stress enhanced mobility

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Lee, C. C., Lin, K. C., Lin, Y. H., Lai, Y. C., & Liu, C-H. (2014). Physically based modeling for stress assessment in MOS devices. In 2014 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2014 [7061231] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EDSSC.2014.7061231