Skip to main navigation Skip to search Skip to main content

Parallel pipelined histogram architecture via C-slow retiming

  • Jose O. Cadenas*
  • , R. Simon Sherratt
  • , Pablo Huerta
  • , Wen Chung Kao
  • , Graham Megson
  • *Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint

Dive into the research topics of 'Parallel pipelined histogram architecture via C-slow retiming'. Together they form a unique fingerprint.
Sort by

INIS

Computer Science