Parallel pipelined array architectures for real-time histogram computation in consumer devices

José O. Cadenas, R. Simon Sherratt, Pablo Huerta, Wen Chung Kao

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

The real-time parallel computation of histograms using an array of pipelined cells is proposed and prototyped in this paper with application to consumer imaging products. The array operates in two modes: histogram computation and histogram reading. The proposed parallel computation method does not use any memory blocks. The resulting histogram bins can be stored into an external memory block in a pipelined fashion for subsequent reading or streaming of the results. The array of cells can be tuned to accommodate the required data path width in a VLSI image processing engine as present in many imaging consumer devices. Synthesis of the architectures presented in this paper in FPGA are shown to compute the real-time histogram of images streamed at over 36 megapixels at 30 frames/s by processing in parallel 1, 2 or 4 pixels per clock cycle 1.

Original languageEnglish
Article number6131111
Pages (from-to)1460-1464
Number of pages5
JournalIEEE Transactions on Consumer Electronics
Volume57
Issue number4
DOIs
Publication statusPublished - 2011 Nov 1

Fingerprint

Imaging techniques
Data storage equipment
Bins
Field programmable gate arrays (FPGA)
Clocks
Image processing
Pixels
Engines
Processing

Keywords

  • digital imaging
  • FPGA
  • image processing
  • Parallel histograms
  • pipelined array

ASJC Scopus subject areas

  • Media Technology
  • Electrical and Electronic Engineering

Cite this

Parallel pipelined array architectures for real-time histogram computation in consumer devices. / Cadenas, José O.; Sherratt, R. Simon; Huerta, Pablo; Kao, Wen Chung.

In: IEEE Transactions on Consumer Electronics, Vol. 57, No. 4, 6131111, 01.11.2011, p. 1460-1464.

Research output: Contribution to journalArticle

Cadenas, José O. ; Sherratt, R. Simon ; Huerta, Pablo ; Kao, Wen Chung. / Parallel pipelined array architectures for real-time histogram computation in consumer devices. In: IEEE Transactions on Consumer Electronics. 2011 ; Vol. 57, No. 4. pp. 1460-1464.
@article{e51244d909664566be127968be818786,
title = "Parallel pipelined array architectures for real-time histogram computation in consumer devices",
abstract = "The real-time parallel computation of histograms using an array of pipelined cells is proposed and prototyped in this paper with application to consumer imaging products. The array operates in two modes: histogram computation and histogram reading. The proposed parallel computation method does not use any memory blocks. The resulting histogram bins can be stored into an external memory block in a pipelined fashion for subsequent reading or streaming of the results. The array of cells can be tuned to accommodate the required data path width in a VLSI image processing engine as present in many imaging consumer devices. Synthesis of the architectures presented in this paper in FPGA are shown to compute the real-time histogram of images streamed at over 36 megapixels at 30 frames/s by processing in parallel 1, 2 or 4 pixels per clock cycle 1.",
keywords = "digital imaging, FPGA, image processing, Parallel histograms, pipelined array",
author = "Cadenas, {Jos{\'e} O.} and Sherratt, {R. Simon} and Pablo Huerta and Kao, {Wen Chung}",
year = "2011",
month = "11",
day = "1",
doi = "10.1109/TCE.2011.6131111",
language = "English",
volume = "57",
pages = "1460--1464",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Parallel pipelined array architectures for real-time histogram computation in consumer devices

AU - Cadenas, José O.

AU - Sherratt, R. Simon

AU - Huerta, Pablo

AU - Kao, Wen Chung

PY - 2011/11/1

Y1 - 2011/11/1

N2 - The real-time parallel computation of histograms using an array of pipelined cells is proposed and prototyped in this paper with application to consumer imaging products. The array operates in two modes: histogram computation and histogram reading. The proposed parallel computation method does not use any memory blocks. The resulting histogram bins can be stored into an external memory block in a pipelined fashion for subsequent reading or streaming of the results. The array of cells can be tuned to accommodate the required data path width in a VLSI image processing engine as present in many imaging consumer devices. Synthesis of the architectures presented in this paper in FPGA are shown to compute the real-time histogram of images streamed at over 36 megapixels at 30 frames/s by processing in parallel 1, 2 or 4 pixels per clock cycle 1.

AB - The real-time parallel computation of histograms using an array of pipelined cells is proposed and prototyped in this paper with application to consumer imaging products. The array operates in two modes: histogram computation and histogram reading. The proposed parallel computation method does not use any memory blocks. The resulting histogram bins can be stored into an external memory block in a pipelined fashion for subsequent reading or streaming of the results. The array of cells can be tuned to accommodate the required data path width in a VLSI image processing engine as present in many imaging consumer devices. Synthesis of the architectures presented in this paper in FPGA are shown to compute the real-time histogram of images streamed at over 36 megapixels at 30 frames/s by processing in parallel 1, 2 or 4 pixels per clock cycle 1.

KW - digital imaging

KW - FPGA

KW - image processing

KW - Parallel histograms

KW - pipelined array

UR - http://www.scopus.com/inward/record.url?scp=84856283166&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84856283166&partnerID=8YFLogxK

U2 - 10.1109/TCE.2011.6131111

DO - 10.1109/TCE.2011.6131111

M3 - Article

AN - SCOPUS:84856283166

VL - 57

SP - 1460

EP - 1464

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 4

M1 - 6131111

ER -