Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits

Chun-Yu Lin, Ming Dou Ker

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Low capacitance (low-C) design on ESD protection device is a solution to mitigate the radio-frequency (RF) performance degradation caused by electrostatic discharge (ESD) protection device. Silicon-controlled rectifier (SCR) device has been used as an effective on-chip ESD protection device in RF ICs due to the smaller layout area and small parasitic capacitance under the same ESD robustness. In this paper, the modified lateral SCR (MLSCR) realized in waffle layout structure is studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the minimized parasitic capacitance, the degradation on RF circuit performance due to ESD protection devices can be reduced. The waffle MLSCR with low parasitic capacitance is suitable for on-chip ESD protection in UWB RF ICs. Besides, the turn-on speed of MLSCR with waffle layout structure is verified to be better than that with conventional stripe structure.

Original languageEnglish
Title of host publication2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA
DOIs
Publication statusPublished - 2008 Sep 23
Event2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA - Singapore, Singapore
Duration: 2008 Jul 72008 Jul 11

Publication series

NameProceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA

Other

Other2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA
CountrySingapore
CitySingapore
Period08/7/708/7/11

Fingerprint

Electrostatic discharge
Thyristors
Capacitance
Networks (circuits)
Degradation
Frequency bands

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Lin, C-Y., & Ker, M. D. (2008). Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits. In 2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA [4588154] (Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA). https://doi.org/10.1109/IPFA.2008.4588154

Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits. / Lin, Chun-Yu; Ker, Ming Dou.

2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA. 2008. 4588154 (Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lin, C-Y & Ker, MD 2008, Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits. in 2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA., 4588154, Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA, 2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA, Singapore, Singapore, 08/7/7. https://doi.org/10.1109/IPFA.2008.4588154
Lin C-Y, Ker MD. Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits. In 2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA. 2008. 4588154. (Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA). https://doi.org/10.1109/IPFA.2008.4588154
Lin, Chun-Yu ; Ker, Ming Dou. / Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits. 2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA. 2008. (Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA).
@inproceedings{8a0bf10aee844462afb1e7c748b9b2c7,
title = "Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits",
abstract = "Low capacitance (low-C) design on ESD protection device is a solution to mitigate the radio-frequency (RF) performance degradation caused by electrostatic discharge (ESD) protection device. Silicon-controlled rectifier (SCR) device has been used as an effective on-chip ESD protection device in RF ICs due to the smaller layout area and small parasitic capacitance under the same ESD robustness. In this paper, the modified lateral SCR (MLSCR) realized in waffle layout structure is studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the minimized parasitic capacitance, the degradation on RF circuit performance due to ESD protection devices can be reduced. The waffle MLSCR with low parasitic capacitance is suitable for on-chip ESD protection in UWB RF ICs. Besides, the turn-on speed of MLSCR with waffle layout structure is verified to be better than that with conventional stripe structure.",
author = "Chun-Yu Lin and Ker, {Ming Dou}",
year = "2008",
month = "9",
day = "23",
doi = "10.1109/IPFA.2008.4588154",
language = "English",
isbn = "1424420393",
series = "Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA",
booktitle = "2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA",

}

TY - GEN

T1 - Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits

AU - Lin, Chun-Yu

AU - Ker, Ming Dou

PY - 2008/9/23

Y1 - 2008/9/23

N2 - Low capacitance (low-C) design on ESD protection device is a solution to mitigate the radio-frequency (RF) performance degradation caused by electrostatic discharge (ESD) protection device. Silicon-controlled rectifier (SCR) device has been used as an effective on-chip ESD protection device in RF ICs due to the smaller layout area and small parasitic capacitance under the same ESD robustness. In this paper, the modified lateral SCR (MLSCR) realized in waffle layout structure is studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the minimized parasitic capacitance, the degradation on RF circuit performance due to ESD protection devices can be reduced. The waffle MLSCR with low parasitic capacitance is suitable for on-chip ESD protection in UWB RF ICs. Besides, the turn-on speed of MLSCR with waffle layout structure is verified to be better than that with conventional stripe structure.

AB - Low capacitance (low-C) design on ESD protection device is a solution to mitigate the radio-frequency (RF) performance degradation caused by electrostatic discharge (ESD) protection device. Silicon-controlled rectifier (SCR) device has been used as an effective on-chip ESD protection device in RF ICs due to the smaller layout area and small parasitic capacitance under the same ESD robustness. In this paper, the modified lateral SCR (MLSCR) realized in waffle layout structure is studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the minimized parasitic capacitance, the degradation on RF circuit performance due to ESD protection devices can be reduced. The waffle MLSCR with low parasitic capacitance is suitable for on-chip ESD protection in UWB RF ICs. Besides, the turn-on speed of MLSCR with waffle layout structure is verified to be better than that with conventional stripe structure.

UR - http://www.scopus.com/inward/record.url?scp=51949109264&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51949109264&partnerID=8YFLogxK

U2 - 10.1109/IPFA.2008.4588154

DO - 10.1109/IPFA.2008.4588154

M3 - Conference contribution

AN - SCOPUS:51949109264

SN - 1424420393

SN - 9781424420391

T3 - Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA

BT - 2008 15th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA

ER -