Optimization on layout style of diode stackup for on-chip ESD protection

Chun Yu Lin, Mei Lian Fan

Research output: Contribution to journalArticlepeer-review

7 Citations (Scopus)


The diode stackup has been used as on-chip electrostatic discharge (ESD) protection for some applications in which the input/output signal swing is higher than VDD or lower than VSS. A novel ESD protection structure of diode stackup is proposed for effective on-chip ESD protection. Experimental results in 65-nm CMOS process show that the optimization on layout style can improve the ESD robustness, decrease the turn-on resistance, and lessen the parasitic capacitance of the diode stackup.

Original languageEnglish
Article number6763105
Pages (from-to)775-777
Number of pages3
JournalIEEE Transactions on Device and Materials Reliability
Issue number2
Publication statusPublished - 2014 Jun


  • Diode
  • electrostatic discharge (ESD)
  • layout
  • stackup

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Safety, Risk, Reliability and Quality
  • Electrical and Electronic Engineering


Dive into the research topics of 'Optimization on layout style of diode stackup for on-chip ESD protection'. Together they form a unique fingerprint.

Cite this