On the electrical characteristics of ferroelectric FinFET using hafnium zirconium oxide with optimized gate stack

M. H. Lin, C. C. Fan, H. H. Hsu, C. Liu, K. M. Chen, Chun-Hu Cheng, C. Y. Chang

Research output: Contribution to journalArticle

Abstract

We investigated a short-channel ferroelectric FinFET using a ferroelectric HfZrO thin film as gate dielectrics, and scaled down the channel length to 60 nm to study the short-channel effect and the ferroelectricity. The HfZrO FinFETs exhibited improved short-channel performance including subthreshold swing improvement and reduced drain-induced barrier lowering effect. By using pulsed I–V measurement method, we confirmed that the thickness tradeoff between HfZrO ferroelectric layer and buffered layer are critical to alleviate the influence of interface traps and simultaneously obtain the ferroelectricity in HfZrO FinFET devices with the consideration of sidewall traps. Interface traps may cause unwanted off-state leakage current and mismatching negative capacitance. Here, we demonstrated that the ferroelectric behavior can be achieved by simultaneously increasing HfZrO thickness to obtain the optimized polarization and adopt appropriate buffered layer to screen the traps effect under ferroelectric domain switching.

Original languageEnglish
Pages (from-to)P640-P646
JournalECS Journal of Solid State Science and Technology
Volume7
Issue number11
DOIs
Publication statusPublished - 2018 Jan 1

Fingerprint

Hafnium
Zirconia
Ferroelectric materials
Ferroelectricity
Ferroelectric thin films
Gate dielectrics
Leakage currents
Capacitance
Polarization
FinFET
zirconium oxide

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials

Cite this

On the electrical characteristics of ferroelectric FinFET using hafnium zirconium oxide with optimized gate stack. / Lin, M. H.; Fan, C. C.; Hsu, H. H.; Liu, C.; Chen, K. M.; Cheng, Chun-Hu; Chang, C. Y.

In: ECS Journal of Solid State Science and Technology, Vol. 7, No. 11, 01.01.2018, p. P640-P646.

Research output: Contribution to journalArticle

Lin, M. H. ; Fan, C. C. ; Hsu, H. H. ; Liu, C. ; Chen, K. M. ; Cheng, Chun-Hu ; Chang, C. Y. / On the electrical characteristics of ferroelectric FinFET using hafnium zirconium oxide with optimized gate stack. In: ECS Journal of Solid State Science and Technology. 2018 ; Vol. 7, No. 11. pp. P640-P646.
@article{0c0646bf28a74dce8bf626386a8b6136,
title = "On the electrical characteristics of ferroelectric FinFET using hafnium zirconium oxide with optimized gate stack",
abstract = "We investigated a short-channel ferroelectric FinFET using a ferroelectric HfZrO thin film as gate dielectrics, and scaled down the channel length to 60 nm to study the short-channel effect and the ferroelectricity. The HfZrO FinFETs exhibited improved short-channel performance including subthreshold swing improvement and reduced drain-induced barrier lowering effect. By using pulsed I–V measurement method, we confirmed that the thickness tradeoff between HfZrO ferroelectric layer and buffered layer are critical to alleviate the influence of interface traps and simultaneously obtain the ferroelectricity in HfZrO FinFET devices with the consideration of sidewall traps. Interface traps may cause unwanted off-state leakage current and mismatching negative capacitance. Here, we demonstrated that the ferroelectric behavior can be achieved by simultaneously increasing HfZrO thickness to obtain the optimized polarization and adopt appropriate buffered layer to screen the traps effect under ferroelectric domain switching.",
author = "Lin, {M. H.} and Fan, {C. C.} and Hsu, {H. H.} and C. Liu and Chen, {K. M.} and Chun-Hu Cheng and Chang, {C. Y.}",
year = "2018",
month = "1",
day = "1",
doi = "10.1149/2.0091811jss",
language = "English",
volume = "7",
pages = "P640--P646",
journal = "ECS Journal of Solid State Science and Technology",
issn = "2162-8769",
publisher = "Electrochemical Society, Inc.",
number = "11",

}

TY - JOUR

T1 - On the electrical characteristics of ferroelectric FinFET using hafnium zirconium oxide with optimized gate stack

AU - Lin, M. H.

AU - Fan, C. C.

AU - Hsu, H. H.

AU - Liu, C.

AU - Chen, K. M.

AU - Cheng, Chun-Hu

AU - Chang, C. Y.

PY - 2018/1/1

Y1 - 2018/1/1

N2 - We investigated a short-channel ferroelectric FinFET using a ferroelectric HfZrO thin film as gate dielectrics, and scaled down the channel length to 60 nm to study the short-channel effect and the ferroelectricity. The HfZrO FinFETs exhibited improved short-channel performance including subthreshold swing improvement and reduced drain-induced barrier lowering effect. By using pulsed I–V measurement method, we confirmed that the thickness tradeoff between HfZrO ferroelectric layer and buffered layer are critical to alleviate the influence of interface traps and simultaneously obtain the ferroelectricity in HfZrO FinFET devices with the consideration of sidewall traps. Interface traps may cause unwanted off-state leakage current and mismatching negative capacitance. Here, we demonstrated that the ferroelectric behavior can be achieved by simultaneously increasing HfZrO thickness to obtain the optimized polarization and adopt appropriate buffered layer to screen the traps effect under ferroelectric domain switching.

AB - We investigated a short-channel ferroelectric FinFET using a ferroelectric HfZrO thin film as gate dielectrics, and scaled down the channel length to 60 nm to study the short-channel effect and the ferroelectricity. The HfZrO FinFETs exhibited improved short-channel performance including subthreshold swing improvement and reduced drain-induced barrier lowering effect. By using pulsed I–V measurement method, we confirmed that the thickness tradeoff between HfZrO ferroelectric layer and buffered layer are critical to alleviate the influence of interface traps and simultaneously obtain the ferroelectricity in HfZrO FinFET devices with the consideration of sidewall traps. Interface traps may cause unwanted off-state leakage current and mismatching negative capacitance. Here, we demonstrated that the ferroelectric behavior can be achieved by simultaneously increasing HfZrO thickness to obtain the optimized polarization and adopt appropriate buffered layer to screen the traps effect under ferroelectric domain switching.

UR - http://www.scopus.com/inward/record.url?scp=85070085721&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85070085721&partnerID=8YFLogxK

U2 - 10.1149/2.0091811jss

DO - 10.1149/2.0091811jss

M3 - Article

VL - 7

SP - P640-P646

JO - ECS Journal of Solid State Science and Technology

JF - ECS Journal of Solid State Science and Technology

SN - 2162-8769

IS - 11

ER -