On-Chip ESD Protection Device for High-Speed I/O Applications in CMOS Technology

Jie Ting Chen, Chun Yu Lin, Ming Dou Ker

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

The diode operated under forward-biased condition has been widely used as an on-chip electrostatic discharge (ESD) protection device for high-speed circuits to sustain high ESD robustness, but the parasitic capacitance of diode may bring a negative impact to the circuits operating at higher speed. The ESD protection design with low parasitic capacitance has been strongly requested in high-speed I/O applications. The traditional methods to reduce parasitic capacitance were using a stacked diode or a stacked diode with embedded silicon-controlled rectifier (SCR). The stacked diode or the stacked diode with embedded SCR would have larger turn-on resistance to cause a higher clamping voltage. It should be further improved to achieve good ESD protection effectiveness for the high-speed I/O applications. In this paper, a new ESD protection device with reduced parasitic capacitance and smaller turn-on resistance to improve ESD protection effectiveness is proposed. The measurement results from the silicon chip have demonstrated that the proposed ESD device can achieve smaller parasitic capacitance, lower turn-on resistance, and higher ESD robustness, compared with the conventional devices. The proposed ESD protection device is very suitable to protect the high-speed I/O circuits in nanoscale CMOS technology.

Original languageEnglish
Article number8008837
Pages (from-to)3979-3985
Number of pages7
JournalIEEE Transactions on Electron Devices
Volume64
Issue number10
DOIs
Publication statusPublished - 2017 Oct 1

Fingerprint

Electrostatic discharge
Diodes
Capacitance
Thyristors
Networks (circuits)
Silicon

Keywords

  • Diode
  • Electrostatic discharge (ESD)
  • ESD protection
  • High-speed I/O
  • Silicon-controlled rectifier (SCR)

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

On-Chip ESD Protection Device for High-Speed I/O Applications in CMOS Technology. / Chen, Jie Ting; Lin, Chun Yu; Ker, Ming Dou.

In: IEEE Transactions on Electron Devices, Vol. 64, No. 10, 8008837, 01.10.2017, p. 3979-3985.

Research output: Contribution to journalArticle

@article{30b6edb70c9644e586cfef51068ade66,
title = "On-Chip ESD Protection Device for High-Speed I/O Applications in CMOS Technology",
abstract = "The diode operated under forward-biased condition has been widely used as an on-chip electrostatic discharge (ESD) protection device for high-speed circuits to sustain high ESD robustness, but the parasitic capacitance of diode may bring a negative impact to the circuits operating at higher speed. The ESD protection design with low parasitic capacitance has been strongly requested in high-speed I/O applications. The traditional methods to reduce parasitic capacitance were using a stacked diode or a stacked diode with embedded silicon-controlled rectifier (SCR). The stacked diode or the stacked diode with embedded SCR would have larger turn-on resistance to cause a higher clamping voltage. It should be further improved to achieve good ESD protection effectiveness for the high-speed I/O applications. In this paper, a new ESD protection device with reduced parasitic capacitance and smaller turn-on resistance to improve ESD protection effectiveness is proposed. The measurement results from the silicon chip have demonstrated that the proposed ESD device can achieve smaller parasitic capacitance, lower turn-on resistance, and higher ESD robustness, compared with the conventional devices. The proposed ESD protection device is very suitable to protect the high-speed I/O circuits in nanoscale CMOS technology.",
keywords = "Diode, Electrostatic discharge (ESD), ESD protection, High-speed I/O, Silicon-controlled rectifier (SCR)",
author = "Chen, {Jie Ting} and Lin, {Chun Yu} and Ker, {Ming Dou}",
year = "2017",
month = "10",
day = "1",
doi = "10.1109/TED.2017.2734059",
language = "English",
volume = "64",
pages = "3979--3985",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - On-Chip ESD Protection Device for High-Speed I/O Applications in CMOS Technology

AU - Chen, Jie Ting

AU - Lin, Chun Yu

AU - Ker, Ming Dou

PY - 2017/10/1

Y1 - 2017/10/1

N2 - The diode operated under forward-biased condition has been widely used as an on-chip electrostatic discharge (ESD) protection device for high-speed circuits to sustain high ESD robustness, but the parasitic capacitance of diode may bring a negative impact to the circuits operating at higher speed. The ESD protection design with low parasitic capacitance has been strongly requested in high-speed I/O applications. The traditional methods to reduce parasitic capacitance were using a stacked diode or a stacked diode with embedded silicon-controlled rectifier (SCR). The stacked diode or the stacked diode with embedded SCR would have larger turn-on resistance to cause a higher clamping voltage. It should be further improved to achieve good ESD protection effectiveness for the high-speed I/O applications. In this paper, a new ESD protection device with reduced parasitic capacitance and smaller turn-on resistance to improve ESD protection effectiveness is proposed. The measurement results from the silicon chip have demonstrated that the proposed ESD device can achieve smaller parasitic capacitance, lower turn-on resistance, and higher ESD robustness, compared with the conventional devices. The proposed ESD protection device is very suitable to protect the high-speed I/O circuits in nanoscale CMOS technology.

AB - The diode operated under forward-biased condition has been widely used as an on-chip electrostatic discharge (ESD) protection device for high-speed circuits to sustain high ESD robustness, but the parasitic capacitance of diode may bring a negative impact to the circuits operating at higher speed. The ESD protection design with low parasitic capacitance has been strongly requested in high-speed I/O applications. The traditional methods to reduce parasitic capacitance were using a stacked diode or a stacked diode with embedded silicon-controlled rectifier (SCR). The stacked diode or the stacked diode with embedded SCR would have larger turn-on resistance to cause a higher clamping voltage. It should be further improved to achieve good ESD protection effectiveness for the high-speed I/O applications. In this paper, a new ESD protection device with reduced parasitic capacitance and smaller turn-on resistance to improve ESD protection effectiveness is proposed. The measurement results from the silicon chip have demonstrated that the proposed ESD device can achieve smaller parasitic capacitance, lower turn-on resistance, and higher ESD robustness, compared with the conventional devices. The proposed ESD protection device is very suitable to protect the high-speed I/O circuits in nanoscale CMOS technology.

KW - Diode

KW - Electrostatic discharge (ESD)

KW - ESD protection

KW - High-speed I/O

KW - Silicon-controlled rectifier (SCR)

UR - http://www.scopus.com/inward/record.url?scp=85029150314&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85029150314&partnerID=8YFLogxK

U2 - 10.1109/TED.2017.2734059

DO - 10.1109/TED.2017.2734059

M3 - Article

VL - 64

SP - 3979

EP - 3985

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 10

M1 - 8008837

ER -