Low-Loss I/O Pad with ESD Protection for K/Ka-Bands Applications in the Nanoscale CMOS Process

Bo Wei Peng, Chun Yu Lin

Research output: Contribution to journalArticle

Abstract

The electrostatic discharge (ESD) protection devices are generally designed and employed near the input/output (I/O) pad to avoid the impact of ESD events. The diodes operated under forward-biased condition are widely used as ESD protection devices in integrated circuits. However, the parasitic effects of the ESD protection diodes with large dimension will seriously affect the performance of high-frequency circuits. In order to reduce the signal loss, the parasitic capacitance of ESD protection diodes must be minimized. Therefore, this brief proposed two low-loss I/O pads combined with stacked inductor and ESD protection diodes for K/Ka-bands applications. The traditional and proposed designs of I/O pads with ESD protection have been compared in silicon chip. The measurement results have demonstrated that the proposed structures with sufficient ESD-protection ability can achieve lower signal loss than the traditional design within K/Ka bands.

Original languageEnglish
Article number8412600
Pages (from-to)1475-1479
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume65
Issue number10
DOIs
Publication statusPublished - 2018 Oct 1

Fingerprint

Electrostatic discharge
Diodes
Integrated circuits
Capacitance
Silicon
Networks (circuits)

Keywords

  • Dual-diodes
  • electrostatic discharge (ESD)
  • high-frequency
  • input/output (I/O) pad
  • integrated circuits (ICs)
  • K/Ka-bands
  • low-loss
  • parasitic capacitance

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Low-Loss I/O Pad with ESD Protection for K/Ka-Bands Applications in the Nanoscale CMOS Process. / Peng, Bo Wei; Lin, Chun Yu.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 65, No. 10, 8412600, 01.10.2018, p. 1475-1479.

Research output: Contribution to journalArticle

@article{fa7989d21e0a4585bb2dee738e80364d,
title = "Low-Loss I/O Pad with ESD Protection for K/Ka-Bands Applications in the Nanoscale CMOS Process",
abstract = "The electrostatic discharge (ESD) protection devices are generally designed and employed near the input/output (I/O) pad to avoid the impact of ESD events. The diodes operated under forward-biased condition are widely used as ESD protection devices in integrated circuits. However, the parasitic effects of the ESD protection diodes with large dimension will seriously affect the performance of high-frequency circuits. In order to reduce the signal loss, the parasitic capacitance of ESD protection diodes must be minimized. Therefore, this brief proposed two low-loss I/O pads combined with stacked inductor and ESD protection diodes for K/Ka-bands applications. The traditional and proposed designs of I/O pads with ESD protection have been compared in silicon chip. The measurement results have demonstrated that the proposed structures with sufficient ESD-protection ability can achieve lower signal loss than the traditional design within K/Ka bands.",
keywords = "Dual-diodes, electrostatic discharge (ESD), high-frequency, input/output (I/O) pad, integrated circuits (ICs), K/Ka-bands, low-loss, parasitic capacitance",
author = "Peng, {Bo Wei} and Lin, {Chun Yu}",
year = "2018",
month = "10",
day = "1",
doi = "10.1109/TCSII.2018.2857403",
language = "English",
volume = "65",
pages = "1475--1479",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - Low-Loss I/O Pad with ESD Protection for K/Ka-Bands Applications in the Nanoscale CMOS Process

AU - Peng, Bo Wei

AU - Lin, Chun Yu

PY - 2018/10/1

Y1 - 2018/10/1

N2 - The electrostatic discharge (ESD) protection devices are generally designed and employed near the input/output (I/O) pad to avoid the impact of ESD events. The diodes operated under forward-biased condition are widely used as ESD protection devices in integrated circuits. However, the parasitic effects of the ESD protection diodes with large dimension will seriously affect the performance of high-frequency circuits. In order to reduce the signal loss, the parasitic capacitance of ESD protection diodes must be minimized. Therefore, this brief proposed two low-loss I/O pads combined with stacked inductor and ESD protection diodes for K/Ka-bands applications. The traditional and proposed designs of I/O pads with ESD protection have been compared in silicon chip. The measurement results have demonstrated that the proposed structures with sufficient ESD-protection ability can achieve lower signal loss than the traditional design within K/Ka bands.

AB - The electrostatic discharge (ESD) protection devices are generally designed and employed near the input/output (I/O) pad to avoid the impact of ESD events. The diodes operated under forward-biased condition are widely used as ESD protection devices in integrated circuits. However, the parasitic effects of the ESD protection diodes with large dimension will seriously affect the performance of high-frequency circuits. In order to reduce the signal loss, the parasitic capacitance of ESD protection diodes must be minimized. Therefore, this brief proposed two low-loss I/O pads combined with stacked inductor and ESD protection diodes for K/Ka-bands applications. The traditional and proposed designs of I/O pads with ESD protection have been compared in silicon chip. The measurement results have demonstrated that the proposed structures with sufficient ESD-protection ability can achieve lower signal loss than the traditional design within K/Ka bands.

KW - Dual-diodes

KW - electrostatic discharge (ESD)

KW - high-frequency

KW - input/output (I/O) pad

KW - integrated circuits (ICs)

KW - K/Ka-bands

KW - low-loss

KW - parasitic capacitance

UR - http://www.scopus.com/inward/record.url?scp=85050245892&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85050245892&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2018.2857403

DO - 10.1109/TCSII.2018.2857403

M3 - Article

AN - SCOPUS:85050245892

VL - 65

SP - 1475

EP - 1479

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 10

M1 - 8412600

ER -