Implantable stimulator for epileptic seizure suppression with loading impedance adaptability

Chun Yu Lin, Wei Ling Chen, Ming Dou Ker

Research output: Contribution to journalArticle

20 Citations (Scopus)

Abstract

The implantable stimulator for epileptic seizure suppression with loading impedance adaptability was proposed in this work. The stimulator consisted of the high voltage generator, output driver, adaptor, and switches, can constantly provide the required 40-μ A stimulus currents, as the loading impedance varied within 10 kΩ-300 kΩ. The performances of this design have been successfully verified in silicon chip fabricated by a 0.35-μm 3.3-V/24-V CMOS process. The power consumption of this work was only 1.1 mW-1.4 mW. The animal test results with the fabricated chip of proposed design have successfully verified in the Long-Evans rats with epileptic seizures.

Original languageEnglish
Article number6231703
Pages (from-to)196-203
Number of pages8
JournalIEEE Transactions on Biomedical Circuits and Systems
Volume7
Issue number2
DOIs
Publication statusPublished - 2013
Externally publishedYes

Fingerprint

Rats
Animals
Electric power utilization
Switches
Silicon
Electric potential

Keywords

  • Adaptability
  • epilepsy
  • epileptic seizure suppression
  • implantable device
  • stimulator

ASJC Scopus subject areas

  • Biomedical Engineering
  • Electrical and Electronic Engineering

Cite this

Implantable stimulator for epileptic seizure suppression with loading impedance adaptability. / Lin, Chun Yu; Chen, Wei Ling; Ker, Ming Dou.

In: IEEE Transactions on Biomedical Circuits and Systems, Vol. 7, No. 2, 6231703, 2013, p. 196-203.

Research output: Contribution to journalArticle

@article{fb001869324640738d26ad2200edc74c,
title = "Implantable stimulator for epileptic seizure suppression with loading impedance adaptability",
abstract = "The implantable stimulator for epileptic seizure suppression with loading impedance adaptability was proposed in this work. The stimulator consisted of the high voltage generator, output driver, adaptor, and switches, can constantly provide the required 40-μ A stimulus currents, as the loading impedance varied within 10 kΩ-300 kΩ. The performances of this design have been successfully verified in silicon chip fabricated by a 0.35-μm 3.3-V/24-V CMOS process. The power consumption of this work was only 1.1 mW-1.4 mW. The animal test results with the fabricated chip of proposed design have successfully verified in the Long-Evans rats with epileptic seizures.",
keywords = "Adaptability, epilepsy, epileptic seizure suppression, implantable device, stimulator",
author = "Lin, {Chun Yu} and Chen, {Wei Ling} and Ker, {Ming Dou}",
year = "2013",
doi = "10.1109/TBCAS.2012.2200481",
language = "English",
volume = "7",
pages = "196--203",
journal = "IEEE Transactions on Biomedical Circuits and Systems",
issn = "1932-4545",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - Implantable stimulator for epileptic seizure suppression with loading impedance adaptability

AU - Lin, Chun Yu

AU - Chen, Wei Ling

AU - Ker, Ming Dou

PY - 2013

Y1 - 2013

N2 - The implantable stimulator for epileptic seizure suppression with loading impedance adaptability was proposed in this work. The stimulator consisted of the high voltage generator, output driver, adaptor, and switches, can constantly provide the required 40-μ A stimulus currents, as the loading impedance varied within 10 kΩ-300 kΩ. The performances of this design have been successfully verified in silicon chip fabricated by a 0.35-μm 3.3-V/24-V CMOS process. The power consumption of this work was only 1.1 mW-1.4 mW. The animal test results with the fabricated chip of proposed design have successfully verified in the Long-Evans rats with epileptic seizures.

AB - The implantable stimulator for epileptic seizure suppression with loading impedance adaptability was proposed in this work. The stimulator consisted of the high voltage generator, output driver, adaptor, and switches, can constantly provide the required 40-μ A stimulus currents, as the loading impedance varied within 10 kΩ-300 kΩ. The performances of this design have been successfully verified in silicon chip fabricated by a 0.35-μm 3.3-V/24-V CMOS process. The power consumption of this work was only 1.1 mW-1.4 mW. The animal test results with the fabricated chip of proposed design have successfully verified in the Long-Evans rats with epileptic seizures.

KW - Adaptability

KW - epilepsy

KW - epileptic seizure suppression

KW - implantable device

KW - stimulator

UR - http://www.scopus.com/inward/record.url?scp=84877761824&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84877761824&partnerID=8YFLogxK

U2 - 10.1109/TBCAS.2012.2200481

DO - 10.1109/TBCAS.2012.2200481

M3 - Article

C2 - 23853302

AN - SCOPUS:84877761824

VL - 7

SP - 196

EP - 203

JO - IEEE Transactions on Biomedical Circuits and Systems

JF - IEEE Transactions on Biomedical Circuits and Systems

SN - 1932-4545

IS - 2

M1 - 6231703

ER -