Impact of nanoscale polarization relaxation on endurance reliability of one-transistor hybrid memory using combined storage mechanisms

Yu Chien Chiu, Chun Yen Chang, Hsiao Hsuan Hsu, Chun Hu Cheng, Min Hung Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

We demonstrate a novel hybrid nonvolatile memory integrated with a charge trapping mechanism and a ferroelectric polarization effect. The hybrid memory features a large threshold voltage window of 2V, fast 20-ns program/erase time, tight switching margin, and long 1012-cycling endurance at 85oC. Such excellent endurance reliability at 85°C can be ascribed to the introduction of charge-trapping node into the design of memory structure that not only weakens temperature-dependent polarization relaxation, but also improves high-temperature endurance reliability.

Original languageEnglish
Title of host publication2015 IEEE International Reliability Physics Symposium, IRPS 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
PagesMY31-MY35
ISBN (Electronic)9781467373623
DOIs
Publication statusPublished - 2015 May 26
EventIEEE International Reliability Physics Symposium, IRPS 2015 - Monterey, United States
Duration: 2015 Apr 192015 Apr 23

Publication series

NameIEEE International Reliability Physics Symposium Proceedings
Volume2015-May
ISSN (Print)1541-7026

Other

OtherIEEE International Reliability Physics Symposium, IRPS 2015
Country/TerritoryUnited States
CityMonterey
Period2015/04/192015/04/23

Keywords

  • charge trapping
  • endurance
  • ferroelectric polarization
  • nonvolatile memory
  • retention

ASJC Scopus subject areas

  • General Engineering

Fingerprint

Dive into the research topics of 'Impact of nanoscale polarization relaxation on endurance reliability of one-transistor hybrid memory using combined storage mechanisms'. Together they form a unique fingerprint.

Cite this