Impact of layout pickups to ESD robustness of MOS transistors in sub 100-nm CMOS process

Ming Dou Ker, Yong Ru Wen, Wen Yi Chen, Chun Yu Lin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Fingerprint Dive into the research topics of 'Impact of layout pickups to ESD robustness of MOS transistors in sub 100-nm CMOS process'. Together they form a unique fingerprint.

Engineering & Materials Science