High-voltage driving circuit with on-chip ESD protection in CMOS technology

Chun Yu Lin, Yan Lian Chiu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A high-voltage/high-power driving circuit for the applicatrions such as a motor controller in robot is presented in this work. The driving circuit is further equipped with a novel electrostatic discharge (ESD) protection design to enhance its reliability. A 3×VDD-tolerant driving circuit with on-chip ESD protection is demonstrated using a 0.18 μm CMOS process with Vdd of 3.3V. The ESD robustness can be improved without the use of any additional ESD protection device or layout area. Furthermore, this design technique can be used for an nVdd-tolerant driving circuit with improved ESD robustness.

Original languageEnglish
Title of host publicationICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages223-224
Number of pages2
ISBN (Electronic)9781509066643
DOIs
Publication statusPublished - 2018 Feb 2
Event2nd International Conference on Intelligent Informatics and Biomedical Sciences, ICIIBMS 2017 - Okinawa, Japan
Duration: 2017 Nov 242017 Nov 26

Publication series

NameICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences
Volume2018-January

Conference

Conference2nd International Conference on Intelligent Informatics and Biomedical Sciences, ICIIBMS 2017
CountryJapan
CityOkinawa
Period17/11/2417/11/26

Fingerprint

Electrostatic discharge
Electrostatics
Chip
Voltage
Networks (circuits)
Electric potential
Robustness
High Power
Layout
Robot
Robots
Controller
Controllers

Keywords

  • CMOS
  • driving circuit
  • electrostatic discharge (ESD)
  • reliability

ASJC Scopus subject areas

  • Artificial Intelligence
  • Computer Networks and Communications
  • Information Systems
  • Biomedical Engineering
  • Safety, Risk, Reliability and Quality
  • Control and Optimization

Cite this

Lin, C. Y., & Chiu, Y. L. (2018). High-voltage driving circuit with on-chip ESD protection in CMOS technology. In ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences (pp. 223-224). (ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences; Vol. 2018-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICIIBMS.2017.8279758

High-voltage driving circuit with on-chip ESD protection in CMOS technology. / Lin, Chun Yu; Chiu, Yan Lian.

ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences. Institute of Electrical and Electronics Engineers Inc., 2018. p. 223-224 (ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences; Vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lin, CY & Chiu, YL 2018, High-voltage driving circuit with on-chip ESD protection in CMOS technology. in ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences. ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences, vol. 2018-January, Institute of Electrical and Electronics Engineers Inc., pp. 223-224, 2nd International Conference on Intelligent Informatics and Biomedical Sciences, ICIIBMS 2017, Okinawa, Japan, 17/11/24. https://doi.org/10.1109/ICIIBMS.2017.8279758
Lin CY, Chiu YL. High-voltage driving circuit with on-chip ESD protection in CMOS technology. In ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences. Institute of Electrical and Electronics Engineers Inc. 2018. p. 223-224. (ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences). https://doi.org/10.1109/ICIIBMS.2017.8279758
Lin, Chun Yu ; Chiu, Yan Lian. / High-voltage driving circuit with on-chip ESD protection in CMOS technology. ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 223-224 (ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences).
@inproceedings{57b6dbab72df46599d8f3f1237c879a7,
title = "High-voltage driving circuit with on-chip ESD protection in CMOS technology",
abstract = "A high-voltage/high-power driving circuit for the applicatrions such as a motor controller in robot is presented in this work. The driving circuit is further equipped with a novel electrostatic discharge (ESD) protection design to enhance its reliability. A 3×VDD-tolerant driving circuit with on-chip ESD protection is demonstrated using a 0.18 μm CMOS process with Vdd of 3.3V. The ESD robustness can be improved without the use of any additional ESD protection device or layout area. Furthermore, this design technique can be used for an nVdd-tolerant driving circuit with improved ESD robustness.",
keywords = "CMOS, driving circuit, electrostatic discharge (ESD), reliability",
author = "Lin, {Chun Yu} and Chiu, {Yan Lian}",
year = "2018",
month = "2",
day = "2",
doi = "10.1109/ICIIBMS.2017.8279758",
language = "English",
series = "ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "223--224",
booktitle = "ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences",

}

TY - GEN

T1 - High-voltage driving circuit with on-chip ESD protection in CMOS technology

AU - Lin, Chun Yu

AU - Chiu, Yan Lian

PY - 2018/2/2

Y1 - 2018/2/2

N2 - A high-voltage/high-power driving circuit for the applicatrions such as a motor controller in robot is presented in this work. The driving circuit is further equipped with a novel electrostatic discharge (ESD) protection design to enhance its reliability. A 3×VDD-tolerant driving circuit with on-chip ESD protection is demonstrated using a 0.18 μm CMOS process with Vdd of 3.3V. The ESD robustness can be improved without the use of any additional ESD protection device or layout area. Furthermore, this design technique can be used for an nVdd-tolerant driving circuit with improved ESD robustness.

AB - A high-voltage/high-power driving circuit for the applicatrions such as a motor controller in robot is presented in this work. The driving circuit is further equipped with a novel electrostatic discharge (ESD) protection design to enhance its reliability. A 3×VDD-tolerant driving circuit with on-chip ESD protection is demonstrated using a 0.18 μm CMOS process with Vdd of 3.3V. The ESD robustness can be improved without the use of any additional ESD protection device or layout area. Furthermore, this design technique can be used for an nVdd-tolerant driving circuit with improved ESD robustness.

KW - CMOS

KW - driving circuit

KW - electrostatic discharge (ESD)

KW - reliability

UR - http://www.scopus.com/inward/record.url?scp=85047546760&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85047546760&partnerID=8YFLogxK

U2 - 10.1109/ICIIBMS.2017.8279758

DO - 10.1109/ICIIBMS.2017.8279758

M3 - Conference contribution

AN - SCOPUS:85047546760

T3 - ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences

SP - 223

EP - 224

BT - ICIIBMS 2017 - 2nd International Conference on Intelligent Informatics and Biomedical Sciences

PB - Institute of Electrical and Electronics Engineers Inc.

ER -