Hardware/software co-design for particle swarm optimization algorithm

Shih An Li, Chen-Chien James Hsu, Ching Chang Wong, Chia Jun Yu

Research output: Contribution to journalArticle

27 Citations (Scopus)

Abstract

This paper presents a hardware/software (HW/SW) co-design approach using SOPC technique and pipeline design method to improve design flexibility and execution performance of particle swarm optimization (PSO) for embedded applications. Based on modular design architecture, a Particle Updating Accelerator module via hardware implementation for updating velocity and position of particles and a Fitness Evaluation module implemented either on a soft-cored processor or Field Programmable Gate Array (FPGA) for evaluating the objective functions are respectively designed to work closely together to carry out the evolution process at different design stages. Thanks to the design flexibility, the proposed approach can tackle various optimization problems of embedded applications without the need for hardware redesign. To further improve the execution performance of the PSO, a hardware random number generator (RNG) is also designed in this paper in addition to a particle re-initialization scheme to promote exploration search during the optimization process. Experimental results have demonstrated that the proposed HW/SW co-design approach for PSO algorithms has good efficiency for obtaining high-quality solutions for embedded applications.

Original languageEnglish
Pages (from-to)4582-4596
Number of pages15
JournalInformation Sciences
Volume181
Issue number20
DOIs
Publication statusPublished - 2011 Oct 15

Fingerprint

Hardware/software Co-design
Particle Swarm Optimization Algorithm
Particle swarm optimization (PSO)
Hardware
Particle Swarm Optimization
Updating
Flexibility
Modular Design
Module
Random number Generator
Hardware Implementation
Process Optimization
Accelerator
Initialization
Fitness
Field Programmable Gate Array
Design Method
Objective function
Optimization Problem
Evaluation

Keywords

  • Field Programmable Gate Array (FPGA)
  • HW/SW co-design
  • Particle swarm optimization (PSO)
  • System on a programmable chip (SOPC)

ASJC Scopus subject areas

  • Software
  • Control and Systems Engineering
  • Theoretical Computer Science
  • Computer Science Applications
  • Information Systems and Management
  • Artificial Intelligence

Cite this

Hardware/software co-design for particle swarm optimization algorithm. / Li, Shih An; Hsu, Chen-Chien James; Wong, Ching Chang; Yu, Chia Jun.

In: Information Sciences, Vol. 181, No. 20, 15.10.2011, p. 4582-4596.

Research output: Contribution to journalArticle

Li, Shih An ; Hsu, Chen-Chien James ; Wong, Ching Chang ; Yu, Chia Jun. / Hardware/software co-design for particle swarm optimization algorithm. In: Information Sciences. 2011 ; Vol. 181, No. 20. pp. 4582-4596.
@article{765f007e3c144b3e84be78fe267cda5d,
title = "Hardware/software co-design for particle swarm optimization algorithm",
abstract = "This paper presents a hardware/software (HW/SW) co-design approach using SOPC technique and pipeline design method to improve design flexibility and execution performance of particle swarm optimization (PSO) for embedded applications. Based on modular design architecture, a Particle Updating Accelerator module via hardware implementation for updating velocity and position of particles and a Fitness Evaluation module implemented either on a soft-cored processor or Field Programmable Gate Array (FPGA) for evaluating the objective functions are respectively designed to work closely together to carry out the evolution process at different design stages. Thanks to the design flexibility, the proposed approach can tackle various optimization problems of embedded applications without the need for hardware redesign. To further improve the execution performance of the PSO, a hardware random number generator (RNG) is also designed in this paper in addition to a particle re-initialization scheme to promote exploration search during the optimization process. Experimental results have demonstrated that the proposed HW/SW co-design approach for PSO algorithms has good efficiency for obtaining high-quality solutions for embedded applications.",
keywords = "Field Programmable Gate Array (FPGA), HW/SW co-design, Particle swarm optimization (PSO), System on a programmable chip (SOPC)",
author = "Li, {Shih An} and Hsu, {Chen-Chien James} and Wong, {Ching Chang} and Yu, {Chia Jun}",
year = "2011",
month = "10",
day = "15",
doi = "10.1016/j.ins.2010.07.017",
language = "English",
volume = "181",
pages = "4582--4596",
journal = "Information Sciences",
issn = "0020-0255",
publisher = "Elsevier Inc.",
number = "20",

}

TY - JOUR

T1 - Hardware/software co-design for particle swarm optimization algorithm

AU - Li, Shih An

AU - Hsu, Chen-Chien James

AU - Wong, Ching Chang

AU - Yu, Chia Jun

PY - 2011/10/15

Y1 - 2011/10/15

N2 - This paper presents a hardware/software (HW/SW) co-design approach using SOPC technique and pipeline design method to improve design flexibility and execution performance of particle swarm optimization (PSO) for embedded applications. Based on modular design architecture, a Particle Updating Accelerator module via hardware implementation for updating velocity and position of particles and a Fitness Evaluation module implemented either on a soft-cored processor or Field Programmable Gate Array (FPGA) for evaluating the objective functions are respectively designed to work closely together to carry out the evolution process at different design stages. Thanks to the design flexibility, the proposed approach can tackle various optimization problems of embedded applications without the need for hardware redesign. To further improve the execution performance of the PSO, a hardware random number generator (RNG) is also designed in this paper in addition to a particle re-initialization scheme to promote exploration search during the optimization process. Experimental results have demonstrated that the proposed HW/SW co-design approach for PSO algorithms has good efficiency for obtaining high-quality solutions for embedded applications.

AB - This paper presents a hardware/software (HW/SW) co-design approach using SOPC technique and pipeline design method to improve design flexibility and execution performance of particle swarm optimization (PSO) for embedded applications. Based on modular design architecture, a Particle Updating Accelerator module via hardware implementation for updating velocity and position of particles and a Fitness Evaluation module implemented either on a soft-cored processor or Field Programmable Gate Array (FPGA) for evaluating the objective functions are respectively designed to work closely together to carry out the evolution process at different design stages. Thanks to the design flexibility, the proposed approach can tackle various optimization problems of embedded applications without the need for hardware redesign. To further improve the execution performance of the PSO, a hardware random number generator (RNG) is also designed in this paper in addition to a particle re-initialization scheme to promote exploration search during the optimization process. Experimental results have demonstrated that the proposed HW/SW co-design approach for PSO algorithms has good efficiency for obtaining high-quality solutions for embedded applications.

KW - Field Programmable Gate Array (FPGA)

KW - HW/SW co-design

KW - Particle swarm optimization (PSO)

KW - System on a programmable chip (SOPC)

UR - http://www.scopus.com/inward/record.url?scp=79960564577&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79960564577&partnerID=8YFLogxK

U2 - 10.1016/j.ins.2010.07.017

DO - 10.1016/j.ins.2010.07.017

M3 - Article

AN - SCOPUS:79960564577

VL - 181

SP - 4582

EP - 4596

JO - Information Sciences

JF - Information Sciences

SN - 0020-0255

IS - 20

ER -