Fractional full-search motion estimation VLSI architecture for H.264/AVC

Chien Min Ou; Huang Chun Roan; Wen Jyi Hwang

doi:10.1007/11949534_86

Fractional full-search motion estimation VLSI architecture for H.264/AVC

Chien Min Ou, Huang Chun Roan, Wen Jyi Hwang^*

^*Corresponding author for this work

Department of Computer Science and Information Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A novel half-pel full-search motion estimation VLSI architecture for H.264/AVC video encoders is presented in this paper. Based on the processing element arrays eliminating redundant data accesses and attaining 100 % utilization, the architecture can be implemented with low clock rate while having high processing throughput. Such an implementation is particularly suited to applications requiring real time operations with high compression efficiency and low power.

Original language	English
Title of host publication	Advances in Image and Video Technology - First Pacific Rim Symposium, PSIVT 2006, Proceedings
Publisher	Springer Verlag
Pages	861-868
Number of pages	8
ISBN (Print)	354068297X, 9783540682974
DOIs	https://doi.org/10.1007/11949534_86
Publication status	Published - 2006
Event	1st Pacific Rim Symposium on Image and Video Technology, PSIVT 2006 - Hsinchu, Taiwan Duration: 2006 Dec 10 → 2006 Dec 13

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	4319 LNCS
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Other

Other	1st Pacific Rim Symposium on Image and Video Technology, PSIVT 2006
Country/Territory	Taiwan
City	Hsinchu
Period	2006/12/10 → 2006/12/13

Keywords

Fractional motion estimation
H.264 standard
VLSI architecture
Video coding

ASJC Scopus subject areas

Theoretical Computer Science
General Computer Science

Access to Document

10.1007/11949534_86

Cite this

Ou, C. M., Roan, H. C., & Hwang, W. J. (2006). Fractional full-search motion estimation VLSI architecture for H.264/AVC. In Advances in Image and Video Technology - First Pacific Rim Symposium, PSIVT 2006, Proceedings (pp. 861-868). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4319 LNCS). Springer Verlag. https://doi.org/10.1007/11949534_86

Fractional full-search motion estimation VLSI architecture for H.264/AVC. / Ou, Chien Min; Roan, Huang Chun; Hwang, Wen Jyi.
Advances in Image and Video Technology - First Pacific Rim Symposium, PSIVT 2006, Proceedings. Springer Verlag, 2006. p. 861-868 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4319 LNCS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Ou, CM, Roan, HC & Hwang, WJ 2006, Fractional full-search motion estimation VLSI architecture for H.264/AVC. in Advances in Image and Video Technology - First Pacific Rim Symposium, PSIVT 2006, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 4319 LNCS, Springer Verlag, pp. 861-868, 1st Pacific Rim Symposium on Image and Video Technology, PSIVT 2006, Hsinchu, Taiwan, 2006/12/10. https://doi.org/10.1007/11949534_86

Ou CM, Roan HC, Hwang WJ. Fractional full-search motion estimation VLSI architecture for H.264/AVC. In Advances in Image and Video Technology - First Pacific Rim Symposium, PSIVT 2006, Proceedings. Springer Verlag. 2006. p. 861-868. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/11949534_86

Ou, Chien Min ; Roan, Huang Chun ; Hwang, Wen Jyi. / Fractional full-search motion estimation VLSI architecture for H.264/AVC. Advances in Image and Video Technology - First Pacific Rim Symposium, PSIVT 2006, Proceedings. Springer Verlag, 2006. pp. 861-868 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{68bb07efa7e642f395dbc35894c995d7,

title = "Fractional full-search motion estimation VLSI architecture for H.264/AVC",

abstract = "A novel half-pel full-search motion estimation VLSI architecture for H.264/AVC video encoders is presented in this paper. Based on the processing element arrays eliminating redundant data accesses and attaining 100 % utilization, the architecture can be implemented with low clock rate while having high processing throughput. Such an implementation is particularly suited to applications requiring real time operations with high compression efficiency and low power.",

keywords = "Fractional motion estimation, H.264 standard, VLSI architecture, Video coding",

author = "Ou, {Chien Min} and Roan, {Huang Chun} and Hwang, {Wen Jyi}",

year = "2006",

doi = "10.1007/11949534_86",

language = "English",

isbn = "354068297X",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "861--868",

booktitle = "Advances in Image and Video Technology - First Pacific Rim Symposium, PSIVT 2006, Proceedings",

note = "1st Pacific Rim Symposium on Image and Video Technology, PSIVT 2006 ; Conference date: 10-12-2006 Through 13-12-2006",

}

TY - GEN

T1 - Fractional full-search motion estimation VLSI architecture for H.264/AVC

AU - Ou, Chien Min

AU - Roan, Huang Chun

AU - Hwang, Wen Jyi

PY - 2006

Y1 - 2006

N2 - A novel half-pel full-search motion estimation VLSI architecture for H.264/AVC video encoders is presented in this paper. Based on the processing element arrays eliminating redundant data accesses and attaining 100 % utilization, the architecture can be implemented with low clock rate while having high processing throughput. Such an implementation is particularly suited to applications requiring real time operations with high compression efficiency and low power.

AB - A novel half-pel full-search motion estimation VLSI architecture for H.264/AVC video encoders is presented in this paper. Based on the processing element arrays eliminating redundant data accesses and attaining 100 % utilization, the architecture can be implemented with low clock rate while having high processing throughput. Such an implementation is particularly suited to applications requiring real time operations with high compression efficiency and low power.

KW - Fractional motion estimation

KW - H.264 standard

KW - VLSI architecture

KW - Video coding

UR - http://www.scopus.com/inward/record.url?scp=70350276480&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70350276480&partnerID=8YFLogxK

U2 - 10.1007/11949534_86

DO - 10.1007/11949534_86

M3 - Conference contribution

AN - SCOPUS:70350276480

SN - 354068297X

SN - 9783540682974

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 861

EP - 868

BT - Advances in Image and Video Technology - First Pacific Rim Symposium, PSIVT 2006, Proceedings

PB - Springer Verlag

T2 - 1st Pacific Rim Symposium on Image and Video Technology, PSIVT 2006

Y2 - 10 December 2006 through 13 December 2006

ER -

Fractional full-search motion estimation VLSI architecture for H.264/AVC

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this