FPGA implementation of generalized hebbian algorithm for texture classification

Shiow Jyu Lin, Wen Jyi Hwang*, Wei Hao Lee

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

6 Citations (Scopus)


This paper presents a novel hardware architecture for principal component analysis. The architecture is based on the Generalized Hebbian Algorithm (GHA) because of its simplicity and effectiveness. The architecture is separated into three portions: The weight vector updating unit, the principal computation unit and the memory unit. In the weight vector updating unit, the computation of different synaptic weight vectors shares the same circuit for reducing the area costs. To show the effectiveness of the circuit, a texture classification system based on the proposed architecture is physically implemented by Field Programmable Gate Array (FPGA). It is embedded in a System-On-Programmable-Chip (SOPC) platform for performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.

Original languageEnglish
Pages (from-to)6244-6268
Number of pages25
JournalSensors (Switzerland)
Issue number5
Publication statusPublished - 2012 May


  • FPGA
  • Generalized hebbian algorithm
  • Principal component analysis
  • Reconfigurable computing
  • System on programmable chip
  • Texture classification

ASJC Scopus subject areas

  • Analytical Chemistry
  • Information Systems
  • Biochemistry
  • Atomic and Molecular Physics, and Optics
  • Instrumentation
  • Electrical and Electronic Engineering


Dive into the research topics of 'FPGA implementation of generalized hebbian algorithm for texture classification'. Together they form a unique fingerprint.

Cite this