FPGA implementation of generalized hebbian algorithm for texture classification

Shiow Jyu Lin, Wen Jyi Hwang, Wei Hao Lee

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

This paper presents a novel hardware architecture for principal component analysis. The architecture is based on the Generalized Hebbian Algorithm (GHA) because of its simplicity and effectiveness. The architecture is separated into three portions: The weight vector updating unit, the principal computation unit and the memory unit. In the weight vector updating unit, the computation of different synaptic weight vectors shares the same circuit for reducing the area costs. To show the effectiveness of the circuit, a texture classification system based on the proposed architecture is physically implemented by Field Programmable Gate Array (FPGA). It is embedded in a System-On-Programmable-Chip (SOPC) platform for performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.

Original languageEnglish
Pages (from-to)6244-6268
Number of pages25
JournalSensors (Switzerland)
Volume12
Issue number5
DOIs
Publication statusPublished - 2012 May 1

Fingerprint

field-programmable gate arrays
Field programmable gate arrays (FPGA)
textures
Textures
Weights and Measures
Costs and Cost Analysis
Networks (circuits)
Principal Component Analysis
Principal component analysis
Costs
costs
Hardware
Data storage equipment
principal components analysis
hardware
platforms
chips
high speed

Keywords

  • FPGA
  • Generalized hebbian algorithm
  • Principal component analysis
  • Reconfigurable computing
  • System on programmable chip
  • Texture classification

ASJC Scopus subject areas

  • Analytical Chemistry
  • Biochemistry
  • Atomic and Molecular Physics, and Optics
  • Instrumentation
  • Electrical and Electronic Engineering

Cite this

FPGA implementation of generalized hebbian algorithm for texture classification. / Lin, Shiow Jyu; Hwang, Wen Jyi; Lee, Wei Hao.

In: Sensors (Switzerland), Vol. 12, No. 5, 01.05.2012, p. 6244-6268.

Research output: Contribution to journalArticle

Lin, Shiow Jyu ; Hwang, Wen Jyi ; Lee, Wei Hao. / FPGA implementation of generalized hebbian algorithm for texture classification. In: Sensors (Switzerland). 2012 ; Vol. 12, No. 5. pp. 6244-6268.
@article{57cca2f44ad24d7d890d60f85b7b85df,
title = "FPGA implementation of generalized hebbian algorithm for texture classification",
abstract = "This paper presents a novel hardware architecture for principal component analysis. The architecture is based on the Generalized Hebbian Algorithm (GHA) because of its simplicity and effectiveness. The architecture is separated into three portions: The weight vector updating unit, the principal computation unit and the memory unit. In the weight vector updating unit, the computation of different synaptic weight vectors shares the same circuit for reducing the area costs. To show the effectiveness of the circuit, a texture classification system based on the proposed architecture is physically implemented by Field Programmable Gate Array (FPGA). It is embedded in a System-On-Programmable-Chip (SOPC) platform for performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.",
keywords = "FPGA, Generalized hebbian algorithm, Principal component analysis, Reconfigurable computing, System on programmable chip, Texture classification",
author = "Lin, {Shiow Jyu} and Hwang, {Wen Jyi} and Lee, {Wei Hao}",
year = "2012",
month = "5",
day = "1",
doi = "10.3390/s120506244",
language = "English",
volume = "12",
pages = "6244--6268",
journal = "Sensors (Switzerland)",
issn = "1424-3210",
publisher = "Multidisciplinary Digital Publishing Institute (MDPI)",
number = "5",

}

TY - JOUR

T1 - FPGA implementation of generalized hebbian algorithm for texture classification

AU - Lin, Shiow Jyu

AU - Hwang, Wen Jyi

AU - Lee, Wei Hao

PY - 2012/5/1

Y1 - 2012/5/1

N2 - This paper presents a novel hardware architecture for principal component analysis. The architecture is based on the Generalized Hebbian Algorithm (GHA) because of its simplicity and effectiveness. The architecture is separated into three portions: The weight vector updating unit, the principal computation unit and the memory unit. In the weight vector updating unit, the computation of different synaptic weight vectors shares the same circuit for reducing the area costs. To show the effectiveness of the circuit, a texture classification system based on the proposed architecture is physically implemented by Field Programmable Gate Array (FPGA). It is embedded in a System-On-Programmable-Chip (SOPC) platform for performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.

AB - This paper presents a novel hardware architecture for principal component analysis. The architecture is based on the Generalized Hebbian Algorithm (GHA) because of its simplicity and effectiveness. The architecture is separated into three portions: The weight vector updating unit, the principal computation unit and the memory unit. In the weight vector updating unit, the computation of different synaptic weight vectors shares the same circuit for reducing the area costs. To show the effectiveness of the circuit, a texture classification system based on the proposed architecture is physically implemented by Field Programmable Gate Array (FPGA). It is embedded in a System-On-Programmable-Chip (SOPC) platform for performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.

KW - FPGA

KW - Generalized hebbian algorithm

KW - Principal component analysis

KW - Reconfigurable computing

KW - System on programmable chip

KW - Texture classification

UR - http://www.scopus.com/inward/record.url?scp=84861564517&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84861564517&partnerID=8YFLogxK

U2 - 10.3390/s120506244

DO - 10.3390/s120506244

M3 - Article

C2 - 22778640

AN - SCOPUS:84861564517

VL - 12

SP - 6244

EP - 6268

JO - Sensors (Switzerland)

JF - Sensors (Switzerland)

SN - 1424-3210

IS - 5

ER -