FPGA-based path planning using improved Ant Colony Optimization Algorithm

Chen Chien Hsu, Ru Yu Hou, Wen Chung Kao, Shih An Li

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper develops a novel path planning algorithm using improved ant colony optimization (ACO) and its FPGA implementation. The proposed approach can effectively increase the accuracy to generate an optimal path. The main idea of this paper is to avoid local minimum by continuous tuning of a setting parameter and the establishment of new mechanisms for opposite pheromone updating and partial pheromone updating. Experimental results show that the execution efficiency of path planning is significantly improved by full hardware design for embedded applications.

Original languageEnglish
Title of host publication5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015
EditorsJose Maria Flores-Arias, Stefan Mozar, Dietmar Hepper, Milan Z. Bjelica, Hans L. Cycon
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages443-444
Number of pages2
ISBN (Electronic)9781479987481
DOIs
Publication statusPublished - 2016 Jan 25
Event5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015 - Berlin, Germany
Duration: 2015 Sep 62015 Sep 9

Publication series

Name5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015

Other

Other5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015
CountryGermany
CityBerlin
Period15/9/615/9/9

Fingerprint

Ant colony optimization
Motion planning
Field programmable gate arrays (FPGA)
Tuning
Hardware

Keywords

  • Ant Colony Optimization Algorithm
  • FPGA
  • Path Planning

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Computer Science Applications
  • Hardware and Architecture
  • Media Technology

Cite this

Hsu, C. C., Hou, R. Y., Kao, W. C., & Li, S. A. (2016). FPGA-based path planning using improved Ant Colony Optimization Algorithm. In J. M. Flores-Arias, S. Mozar, D. Hepper, M. Z. Bjelica, & H. L. Cycon (Eds.), 5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015 (pp. 443-444). [7391304] (5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCE-Berlin.2015.7391304

FPGA-based path planning using improved Ant Colony Optimization Algorithm. / Hsu, Chen Chien; Hou, Ru Yu; Kao, Wen Chung; Li, Shih An.

5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015. ed. / Jose Maria Flores-Arias; Stefan Mozar; Dietmar Hepper; Milan Z. Bjelica; Hans L. Cycon. Institute of Electrical and Electronics Engineers Inc., 2016. p. 443-444 7391304 (5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hsu, CC, Hou, RY, Kao, WC & Li, SA 2016, FPGA-based path planning using improved Ant Colony Optimization Algorithm. in JM Flores-Arias, S Mozar, D Hepper, MZ Bjelica & HL Cycon (eds), 5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015., 7391304, 5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015, Institute of Electrical and Electronics Engineers Inc., pp. 443-444, 5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015, Berlin, Germany, 15/9/6. https://doi.org/10.1109/ICCE-Berlin.2015.7391304
Hsu CC, Hou RY, Kao WC, Li SA. FPGA-based path planning using improved Ant Colony Optimization Algorithm. In Flores-Arias JM, Mozar S, Hepper D, Bjelica MZ, Cycon HL, editors, 5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015. Institute of Electrical and Electronics Engineers Inc. 2016. p. 443-444. 7391304. (5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015). https://doi.org/10.1109/ICCE-Berlin.2015.7391304
Hsu, Chen Chien ; Hou, Ru Yu ; Kao, Wen Chung ; Li, Shih An. / FPGA-based path planning using improved Ant Colony Optimization Algorithm. 5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015. editor / Jose Maria Flores-Arias ; Stefan Mozar ; Dietmar Hepper ; Milan Z. Bjelica ; Hans L. Cycon. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 443-444 (5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015).
@inproceedings{a836e95c565c43a8b5fdd40233827b59,
title = "FPGA-based path planning using improved Ant Colony Optimization Algorithm",
abstract = "This paper develops a novel path planning algorithm using improved ant colony optimization (ACO) and its FPGA implementation. The proposed approach can effectively increase the accuracy to generate an optimal path. The main idea of this paper is to avoid local minimum by continuous tuning of a setting parameter and the establishment of new mechanisms for opposite pheromone updating and partial pheromone updating. Experimental results show that the execution efficiency of path planning is significantly improved by full hardware design for embedded applications.",
keywords = "Ant Colony Optimization Algorithm, FPGA, Path Planning",
author = "Hsu, {Chen Chien} and Hou, {Ru Yu} and Kao, {Wen Chung} and Li, {Shih An}",
year = "2016",
month = "1",
day = "25",
doi = "10.1109/ICCE-Berlin.2015.7391304",
language = "English",
series = "5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "443--444",
editor = "Flores-Arias, {Jose Maria} and Stefan Mozar and Dietmar Hepper and Bjelica, {Milan Z.} and Cycon, {Hans L.}",
booktitle = "5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015",

}

TY - GEN

T1 - FPGA-based path planning using improved Ant Colony Optimization Algorithm

AU - Hsu, Chen Chien

AU - Hou, Ru Yu

AU - Kao, Wen Chung

AU - Li, Shih An

PY - 2016/1/25

Y1 - 2016/1/25

N2 - This paper develops a novel path planning algorithm using improved ant colony optimization (ACO) and its FPGA implementation. The proposed approach can effectively increase the accuracy to generate an optimal path. The main idea of this paper is to avoid local minimum by continuous tuning of a setting parameter and the establishment of new mechanisms for opposite pheromone updating and partial pheromone updating. Experimental results show that the execution efficiency of path planning is significantly improved by full hardware design for embedded applications.

AB - This paper develops a novel path planning algorithm using improved ant colony optimization (ACO) and its FPGA implementation. The proposed approach can effectively increase the accuracy to generate an optimal path. The main idea of this paper is to avoid local minimum by continuous tuning of a setting parameter and the establishment of new mechanisms for opposite pheromone updating and partial pheromone updating. Experimental results show that the execution efficiency of path planning is significantly improved by full hardware design for embedded applications.

KW - Ant Colony Optimization Algorithm

KW - FPGA

KW - Path Planning

UR - http://www.scopus.com/inward/record.url?scp=84977674797&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84977674797&partnerID=8YFLogxK

U2 - 10.1109/ICCE-Berlin.2015.7391304

DO - 10.1109/ICCE-Berlin.2015.7391304

M3 - Conference contribution

AN - SCOPUS:84977674797

T3 - 5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015

SP - 443

EP - 444

BT - 5th IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin 2015

A2 - Flores-Arias, Jose Maria

A2 - Mozar, Stefan

A2 - Hepper, Dietmar

A2 - Bjelica, Milan Z.

A2 - Cycon, Hans L.

PB - Institute of Electrical and Electronics Engineers Inc.

ER -