ESD protection design for RF circuits in CMOS technology with low-c implementation

Chun Yu Lin, Ming Dou Ker

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

To mitigate the radio-frequency (RF) performance degradation caused by electrostatic discharge (ESD) protection device, low capacitance (low-C) design on ESD protection device is a solution. With the smaller layout area and small parasitic capacitance under the same ESD robustness, silicon-controlled rectifier (SCR) device has been used as an effective on-chip ESD protection device in RF ICs. In this paper, the modified lateral SCR (MLSCR) with the waffle layout structure is studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the minimized parasitic capacitance, the degradation on RF circuit performance can be reduced. Besides, the fast turn-on design on MLSCR without extra parasitic capacitance from the trigger circuit adding on the I/O pad is also investigated in this work.

Original languageEnglish
Title of host publicationSemiconductor Technology, ISTC 2008 - Proceedings of the 7th International Conference on Semiconductor Technology
Pages70-75
Number of pages6
Publication statusPublished - 2008 Sep 29
Event7th International Conference on Semiconductor Technology, ISTC 2008 - Shanghai, China
Duration: 2008 Mar 152008 Mar 17

Publication series

NameProceedings - Electrochemical Society
VolumePV 2008-1

Other

Other7th International Conference on Semiconductor Technology, ISTC 2008
CountryChina
CityShanghai
Period08/3/1508/3/17

Fingerprint

Electrostatic discharge
Capacitance
Networks (circuits)
Thyristors
Trigger circuits
Degradation
Frequency bands

Keywords

  • ESD protection
  • Electrostatic discharge (ESD)
  • Low capacitance (low-C)
  • Radio-frequency (RF)
  • Silicon-controlled rectifier (SCR)

ASJC Scopus subject areas

  • Electrochemistry

Cite this

Lin, C. Y., & Ker, M. D. (2008). ESD protection design for RF circuits in CMOS technology with low-c implementation. In Semiconductor Technology, ISTC 2008 - Proceedings of the 7th International Conference on Semiconductor Technology (pp. 70-75). (Proceedings - Electrochemical Society; Vol. PV 2008-1).

ESD protection design for RF circuits in CMOS technology with low-c implementation. / Lin, Chun Yu; Ker, Ming Dou.

Semiconductor Technology, ISTC 2008 - Proceedings of the 7th International Conference on Semiconductor Technology. 2008. p. 70-75 (Proceedings - Electrochemical Society; Vol. PV 2008-1).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lin, CY & Ker, MD 2008, ESD protection design for RF circuits in CMOS technology with low-c implementation. in Semiconductor Technology, ISTC 2008 - Proceedings of the 7th International Conference on Semiconductor Technology. Proceedings - Electrochemical Society, vol. PV 2008-1, pp. 70-75, 7th International Conference on Semiconductor Technology, ISTC 2008, Shanghai, China, 08/3/15.
Lin CY, Ker MD. ESD protection design for RF circuits in CMOS technology with low-c implementation. In Semiconductor Technology, ISTC 2008 - Proceedings of the 7th International Conference on Semiconductor Technology. 2008. p. 70-75. (Proceedings - Electrochemical Society).
Lin, Chun Yu ; Ker, Ming Dou. / ESD protection design for RF circuits in CMOS technology with low-c implementation. Semiconductor Technology, ISTC 2008 - Proceedings of the 7th International Conference on Semiconductor Technology. 2008. pp. 70-75 (Proceedings - Electrochemical Society).
@inproceedings{c40cd9a199c9406e89bac02e3d28c72d,
title = "ESD protection design for RF circuits in CMOS technology with low-c implementation",
abstract = "To mitigate the radio-frequency (RF) performance degradation caused by electrostatic discharge (ESD) protection device, low capacitance (low-C) design on ESD protection device is a solution. With the smaller layout area and small parasitic capacitance under the same ESD robustness, silicon-controlled rectifier (SCR) device has been used as an effective on-chip ESD protection device in RF ICs. In this paper, the modified lateral SCR (MLSCR) with the waffle layout structure is studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the minimized parasitic capacitance, the degradation on RF circuit performance can be reduced. Besides, the fast turn-on design on MLSCR without extra parasitic capacitance from the trigger circuit adding on the I/O pad is also investigated in this work.",
keywords = "ESD protection, Electrostatic discharge (ESD), Low capacitance (low-C), Radio-frequency (RF), Silicon-controlled rectifier (SCR)",
author = "Lin, {Chun Yu} and Ker, {Ming Dou}",
year = "2008",
month = "9",
day = "29",
language = "English",
isbn = "9789881740816",
series = "Proceedings - Electrochemical Society",
pages = "70--75",
booktitle = "Semiconductor Technology, ISTC 2008 - Proceedings of the 7th International Conference on Semiconductor Technology",

}

TY - GEN

T1 - ESD protection design for RF circuits in CMOS technology with low-c implementation

AU - Lin, Chun Yu

AU - Ker, Ming Dou

PY - 2008/9/29

Y1 - 2008/9/29

N2 - To mitigate the radio-frequency (RF) performance degradation caused by electrostatic discharge (ESD) protection device, low capacitance (low-C) design on ESD protection device is a solution. With the smaller layout area and small parasitic capacitance under the same ESD robustness, silicon-controlled rectifier (SCR) device has been used as an effective on-chip ESD protection device in RF ICs. In this paper, the modified lateral SCR (MLSCR) with the waffle layout structure is studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the minimized parasitic capacitance, the degradation on RF circuit performance can be reduced. Besides, the fast turn-on design on MLSCR without extra parasitic capacitance from the trigger circuit adding on the I/O pad is also investigated in this work.

AB - To mitigate the radio-frequency (RF) performance degradation caused by electrostatic discharge (ESD) protection device, low capacitance (low-C) design on ESD protection device is a solution. With the smaller layout area and small parasitic capacitance under the same ESD robustness, silicon-controlled rectifier (SCR) device has been used as an effective on-chip ESD protection device in RF ICs. In this paper, the modified lateral SCR (MLSCR) with the waffle layout structure is studied to minimize the parasitic capacitance and the variation of the parasitic capacitance within ultra-wide band (UWB) frequencies. With the minimized parasitic capacitance, the degradation on RF circuit performance can be reduced. Besides, the fast turn-on design on MLSCR without extra parasitic capacitance from the trigger circuit adding on the I/O pad is also investigated in this work.

KW - ESD protection

KW - Electrostatic discharge (ESD)

KW - Low capacitance (low-C)

KW - Radio-frequency (RF)

KW - Silicon-controlled rectifier (SCR)

UR - http://www.scopus.com/inward/record.url?scp=52349117266&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=52349117266&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:52349117266

SN - 9789881740816

T3 - Proceedings - Electrochemical Society

SP - 70

EP - 75

BT - Semiconductor Technology, ISTC 2008 - Proceedings of the 7th International Conference on Semiconductor Technology

ER -