Efficient VLSI Architecture for fuzzy C-means clustering in reconfigurable hardware

Hui Ya Li, Cheng Tsun Yang, Wen Jyi Hwang*

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

A cost-effective parallel VLSI architecture for fuzzy c-means clustering is presented. The architecture reduces the area cost and computational complexity for membership coefficients and centroid computation by employing lookup table based dividers. The usual iterative operations for updating the membership matrix and cluster centroid are merged into one single updating process to evade the large storage requirement. Experimental results show that the proposed solution is an effective alternative for cluster analysis with low computational cost and high performance.

Original languageEnglish
Title of host publication4th International Conference on Frontier of Computer Science and Technology, FCST 2009
Pages168-174
Number of pages7
DOIs
Publication statusPublished - 2009
Event4th International Conference on Frontier of Computer Science and Technology, FCST 2009 - Shanghai, China
Duration: 2009 Dec 172009 Dec 19

Publication series

Name4th International Conference on Frontier of Computer Science and Technology, FCST 2009

Other

Other4th International Conference on Frontier of Computer Science and Technology, FCST 2009
Country/TerritoryChina
CityShanghai
Period2009/12/172009/12/19

Keywords

  • Data clustering
  • FPGA
  • Fuzzy system
  • Reconfigurable computing
  • System on programmable chip

ASJC Scopus subject areas

  • General Computer Science

Fingerprint

Dive into the research topics of 'Efficient VLSI Architecture for fuzzy C-means clustering in reconfigurable hardware'. Together they form a unique fingerprint.

Cite this