Efficient phase unwrapping architecture for digital holographic microscopy

Wen Jyi Hwang, Shih Chang Cheng, Chau Jern Cheng

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This paper presents a novel phase unwrapping architecture for accelerating the computational speed of digital holographic microscopy (DHM). A fast Fourier transform (FFT) based phase unwrapping algorithm providing a minimum squared error solution is adopted for hardware implementation because of its simplicity and robustness to noise. The proposed architecture is realized in a pipeline fashion to maximize throughput of the computation. Moreover, the number of hardware multipliers and dividers are minimized to reduce the hardware costs. The proposed architecture is used as a custom user logic in a system on programmable chip (SOPC) for physical performance measurement. Experimental results reveal that the proposed architecture is effective for expediting the computational speed while consuming low hardware resources for designing an embedded DHM system.

Original languageEnglish
Pages (from-to)9160-9181
Number of pages22
JournalSensors
Volume11
Issue number10
DOIs
Publication statusPublished - 2011 Oct 1

Fingerprint

Microscopy
Microscopic examination
hardware
microscopy
Hardware
Fourier Analysis
Noise
Costs and Cost Analysis
dividers
multipliers
Fast Fourier transforms
logic
resources
Pipelines
chips
Throughput
costs
Costs

Keywords

  • Digital holographic microscopy
  • FPGA
  • Phase unwrapping
  • Reconfigurable computing
  • System on programmable chip

ASJC Scopus subject areas

  • Analytical Chemistry
  • Biochemistry
  • Atomic and Molecular Physics, and Optics
  • Instrumentation
  • Electrical and Electronic Engineering

Cite this

Efficient phase unwrapping architecture for digital holographic microscopy. / Hwang, Wen Jyi; Cheng, Shih Chang; Cheng, Chau Jern.

In: Sensors, Vol. 11, No. 10, 01.10.2011, p. 9160-9181.

Research output: Contribution to journalArticle

@article{08e8655b54fe4774b8b969ad23764774,
title = "Efficient phase unwrapping architecture for digital holographic microscopy",
abstract = "This paper presents a novel phase unwrapping architecture for accelerating the computational speed of digital holographic microscopy (DHM). A fast Fourier transform (FFT) based phase unwrapping algorithm providing a minimum squared error solution is adopted for hardware implementation because of its simplicity and robustness to noise. The proposed architecture is realized in a pipeline fashion to maximize throughput of the computation. Moreover, the number of hardware multipliers and dividers are minimized to reduce the hardware costs. The proposed architecture is used as a custom user logic in a system on programmable chip (SOPC) for physical performance measurement. Experimental results reveal that the proposed architecture is effective for expediting the computational speed while consuming low hardware resources for designing an embedded DHM system.",
keywords = "Digital holographic microscopy, FPGA, Phase unwrapping, Reconfigurable computing, System on programmable chip",
author = "Hwang, {Wen Jyi} and Cheng, {Shih Chang} and Cheng, {Chau Jern}",
year = "2011",
month = "10",
day = "1",
doi = "10.3390/s111009160",
language = "English",
volume = "11",
pages = "9160--9181",
journal = "Sensors (Switzerland)",
issn = "1424-3210",
publisher = "Multidisciplinary Digital Publishing Institute (MDPI)",
number = "10",

}

TY - JOUR

T1 - Efficient phase unwrapping architecture for digital holographic microscopy

AU - Hwang, Wen Jyi

AU - Cheng, Shih Chang

AU - Cheng, Chau Jern

PY - 2011/10/1

Y1 - 2011/10/1

N2 - This paper presents a novel phase unwrapping architecture for accelerating the computational speed of digital holographic microscopy (DHM). A fast Fourier transform (FFT) based phase unwrapping algorithm providing a minimum squared error solution is adopted for hardware implementation because of its simplicity and robustness to noise. The proposed architecture is realized in a pipeline fashion to maximize throughput of the computation. Moreover, the number of hardware multipliers and dividers are minimized to reduce the hardware costs. The proposed architecture is used as a custom user logic in a system on programmable chip (SOPC) for physical performance measurement. Experimental results reveal that the proposed architecture is effective for expediting the computational speed while consuming low hardware resources for designing an embedded DHM system.

AB - This paper presents a novel phase unwrapping architecture for accelerating the computational speed of digital holographic microscopy (DHM). A fast Fourier transform (FFT) based phase unwrapping algorithm providing a minimum squared error solution is adopted for hardware implementation because of its simplicity and robustness to noise. The proposed architecture is realized in a pipeline fashion to maximize throughput of the computation. Moreover, the number of hardware multipliers and dividers are minimized to reduce the hardware costs. The proposed architecture is used as a custom user logic in a system on programmable chip (SOPC) for physical performance measurement. Experimental results reveal that the proposed architecture is effective for expediting the computational speed while consuming low hardware resources for designing an embedded DHM system.

KW - Digital holographic microscopy

KW - FPGA

KW - Phase unwrapping

KW - Reconfigurable computing

KW - System on programmable chip

UR - http://www.scopus.com/inward/record.url?scp=80055025071&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80055025071&partnerID=8YFLogxK

U2 - 10.3390/s111009160

DO - 10.3390/s111009160

M3 - Article

C2 - 22163688

AN - SCOPUS:80055025071

VL - 11

SP - 9160

EP - 9181

JO - Sensors (Switzerland)

JF - Sensors (Switzerland)

SN - 1424-3210

IS - 10

ER -