Efficient logic circuit for network intrusion detection

Huang Chun Roan; Chien Min Ou; Wen Jyi Hwang; Chia Tien Dan Lo

doi:10.1007/11802167_78

Efficient logic circuit for network intrusion detection

Huang Chun Roan, Chien Min Ou, Wen Jyi Hwang^*, Chia Tien Dan Lo

^*Corresponding author for this work

Department of Computer Science and Information Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

Original language	English
Title of host publication	Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings
Publisher	Springer Verlag
Pages	776-784
Number of pages	9
ISBN (Print)	3540366792, 9783540366799
DOIs	https://doi.org/10.1007/11802167_78
Publication status	Published - 2006
Event	International Conference on Embedded and Ubiquitous Computing, EUC 2006 - Seoul, Korea, Republic of Duration: 2006 Aug 1 → 2006 Aug 4

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	4096 LNCS
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Other

Other	International Conference on Embedded and Ubiquitous Computing, EUC 2006
Country/Territory	Korea, Republic of
City	Seoul
Period	2006/08/01 → 2006/08/04

ASJC Scopus subject areas

Theoretical Computer Science
General Computer Science

Access to Document

10.1007/11802167_78

Cite this

Roan, H. C., Ou, C. M., Hwang, W. J., & Lo, C. T. D. (2006). Efficient logic circuit for network intrusion detection. In Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings (pp. 776-784). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4096 LNCS). Springer Verlag. https://doi.org/10.1007/11802167_78

Efficient logic circuit for network intrusion detection. / Roan, Huang Chun; Ou, Chien Min; Hwang, Wen Jyi et al.
Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag, 2006. p. 776-784 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4096 LNCS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Roan, HC, Ou, CM, Hwang, WJ & Lo, CTD 2006, Efficient logic circuit for network intrusion detection. in Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 4096 LNCS, Springer Verlag, pp. 776-784, International Conference on Embedded and Ubiquitous Computing, EUC 2006, Seoul, Korea, Republic of, 2006/08/01. https://doi.org/10.1007/11802167_78

Roan HC, Ou CM, Hwang WJ, Lo CTD. Efficient logic circuit for network intrusion detection. In Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag. 2006. p. 776-784. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/11802167_78

Roan, Huang Chun ; Ou, Chien Min ; Hwang, Wen Jyi et al. / Efficient logic circuit for network intrusion detection. Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag, 2006. pp. 776-784 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{c5b344d10b9640f6b4ba16123873889d,

title = "Efficient logic circuit for network intrusion detection",

abstract = "A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.",

author = "Roan, {Huang Chun} and Ou, {Chien Min} and Hwang, {Wen Jyi} and Lo, {Chia Tien Dan}",

year = "2006",

doi = "10.1007/11802167_78",

language = "English",

isbn = "3540366792",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "776--784",

booktitle = "Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings",

note = "International Conference on Embedded and Ubiquitous Computing, EUC 2006 ; Conference date: 01-08-2006 Through 04-08-2006",

}

TY - GEN

T1 - Efficient logic circuit for network intrusion detection

AU - Roan, Huang Chun

AU - Ou, Chien Min

AU - Hwang, Wen Jyi

AU - Lo, Chia Tien Dan

PY - 2006

Y1 - 2006

N2 - A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

AB - A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

UR - http://www.scopus.com/inward/record.url?scp=33746746555&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33746746555&partnerID=8YFLogxK

U2 - 10.1007/11802167_78

DO - 10.1007/11802167_78

M3 - Conference contribution

AN - SCOPUS:33746746555

SN - 3540366792

SN - 9783540366799

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 776

EP - 784

BT - Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings

PB - Springer Verlag

T2 - International Conference on Embedded and Ubiquitous Computing, EUC 2006

Y2 - 1 August 2006 through 4 August 2006

ER -

Efficient logic circuit for network intrusion detection

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this