Efficient logic circuit for network intrusion detection

Huang Chun Roan, Chien Min Ou, Wen Jyi Hwang, Chia Tien Dan Lo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

Original languageEnglish
Title of host publicationEmbedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings
PublisherSpringer Verlag
Pages776-784
Number of pages9
ISBN (Print)3540366792, 9783540366799
Publication statusPublished - 2006 Jan 1
EventInternational Conference on Embedded and Ubiquitous Computing, EUC 2006 - Seoul, Korea, Republic of
Duration: 2006 Aug 12006 Aug 4

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume4096 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

OtherInternational Conference on Embedded and Ubiquitous Computing, EUC 2006
CountryKorea, Republic of
CitySeoul
Period06/8/106/8/4

Fingerprint

Network Intrusion Detection
Logic circuits
Intrusion detection
Logic
Field programmable gate arrays (FPGA)
Signature
Hardware
FPGA Implementation
Shift registers
ROM
Field Programmable Gate Array
High Throughput
Throughput
Resources
Experimental Results

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

Roan, H. C., Ou, C. M., Hwang, W. J., & Lo, C. T. D. (2006). Efficient logic circuit for network intrusion detection. In Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings (pp. 776-784). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4096 LNCS). Springer Verlag.

Efficient logic circuit for network intrusion detection. / Roan, Huang Chun; Ou, Chien Min; Hwang, Wen Jyi; Lo, Chia Tien Dan.

Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag, 2006. p. 776-784 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4096 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Roan, HC, Ou, CM, Hwang, WJ & Lo, CTD 2006, Efficient logic circuit for network intrusion detection. in Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 4096 LNCS, Springer Verlag, pp. 776-784, International Conference on Embedded and Ubiquitous Computing, EUC 2006, Seoul, Korea, Republic of, 06/8/1.
Roan HC, Ou CM, Hwang WJ, Lo CTD. Efficient logic circuit for network intrusion detection. In Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag. 2006. p. 776-784. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
Roan, Huang Chun ; Ou, Chien Min ; Hwang, Wen Jyi ; Lo, Chia Tien Dan. / Efficient logic circuit for network intrusion detection. Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings. Springer Verlag, 2006. pp. 776-784 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{4ba0b63ed16a4d16afc5499b8ca8d6d6,
title = "Efficient logic circuit for network intrusion detection",
abstract = "A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.",
author = "Roan, {Huang Chun} and Ou, {Chien Min} and Hwang, {Wen Jyi} and Lo, {Chia Tien Dan}",
year = "2006",
month = "1",
day = "1",
language = "English",
isbn = "3540366792",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
publisher = "Springer Verlag",
pages = "776--784",
booktitle = "Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings",

}

TY - GEN

T1 - Efficient logic circuit for network intrusion detection

AU - Roan, Huang Chun

AU - Ou, Chien Min

AU - Hwang, Wen Jyi

AU - Lo, Chia Tien Dan

PY - 2006/1/1

Y1 - 2006/1/1

N2 - A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

AB - A novel architecture for a hardware-based network intrusion detection system (NIDS) is presented in this paper. The system adopts an FPGA-based signature match co-processor as a core for the NIDS. The signature matcher is based on an algorithm that employs simple shift registers, or-gates, and ROMs in which patterns are stored. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of network intrusion detection.

UR - http://www.scopus.com/inward/record.url?scp=33746746555&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33746746555&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33746746555

SN - 3540366792

SN - 9783540366799

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 776

EP - 784

BT - Embedded and Ubiquitous Computing - International Conference, EUC 2006, Proceedings

PB - Springer Verlag

ER -