Efficient hardware architecture based on generalized Hebbian algorithm for texture classification

Shiow Jyu Lin, Yi Tsan Hung, Wen Jyi Hwang*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

6 Citations (Scopus)


The objective of this paper is to present an efficient hardware architecture for generalized Hebbian algorithm (GHA). In the architecture, the principal component computation and weight vector updating of the GHA are operated in parallel, so that the throughput of the circuit can be significantly enhanced. In addition, the weight vector updating process is separated into a number of stages for lowering area costs and increasing computational speed. To show the effectiveness of the circuit, a texture classification system based on the proposed architecture is designed. It is embedded in a system-on-programmable-chip (SOPC) platform for physical performance measurement. Experimental results show that the proposed architecture is an efficient design for attaining both high speed performance and low area costs.

Original languageEnglish
Pages (from-to)3248-3256
Number of pages9
Issue number17
Publication statusPublished - 2011 Oct


  • Generalized hebbian algorithm
  • Principal component analysis
  • System-on-programmable-chip

ASJC Scopus subject areas

  • Computer Science Applications
  • Cognitive Neuroscience
  • Artificial Intelligence


Dive into the research topics of 'Efficient hardware architecture based on generalized Hebbian algorithm for texture classification'. Together they form a unique fingerprint.

Cite this