Efficient FPGA-based fresnel transform architecture for digital holography

Chau-Jern Cheng, Wen-Jyi Hwang, Chien Ting Chen, Xin Ji Lai

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

This paper presents a novel FPGA-based hardware architecture for realtime diffraction computation of digital holography. The hardware circuit is based on Fresnel transform in basic form for diffraction computation. A novel pipeline is adopted in the circuit so that all the components are operated concurrently. The computation time of the circuit is comparable to a single fast Fourier transform (FFT). Experimental results reveal that the proposed architecture has the advantages of high throughput, high accuracy and low power consumption for the 3D reconstruction of holograms.

Original languageEnglish
Article number6690202
Pages (from-to)272-281
Number of pages10
JournalIEEE/OSA Journal of Display Technology
Volume10
Issue number4
DOIs
Publication statusPublished - 2014 Apr 1

Fingerprint

Holography
holography
Field programmable gate arrays (FPGA)
Networks (circuits)
hardware
Diffraction
Hardware
Holograms
diffraction
Fast Fourier transforms
Electric power utilization
Pipelines
Throughput

Keywords

  • 3D display
  • FPGA
  • Holography

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

Efficient FPGA-based fresnel transform architecture for digital holography. / Cheng, Chau-Jern; Hwang, Wen-Jyi; Chen, Chien Ting; Lai, Xin Ji.

In: IEEE/OSA Journal of Display Technology, Vol. 10, No. 4, 6690202, 01.04.2014, p. 272-281.

Research output: Contribution to journalArticle

@article{c121dd54356c4286b530194ef5a68cdd,
title = "Efficient FPGA-based fresnel transform architecture for digital holography",
abstract = "This paper presents a novel FPGA-based hardware architecture for realtime diffraction computation of digital holography. The hardware circuit is based on Fresnel transform in basic form for diffraction computation. A novel pipeline is adopted in the circuit so that all the components are operated concurrently. The computation time of the circuit is comparable to a single fast Fourier transform (FFT). Experimental results reveal that the proposed architecture has the advantages of high throughput, high accuracy and low power consumption for the 3D reconstruction of holograms.",
keywords = "3D display, FPGA, Holography",
author = "Chau-Jern Cheng and Wen-Jyi Hwang and Chen, {Chien Ting} and Lai, {Xin Ji}",
year = "2014",
month = "4",
day = "1",
doi = "10.1109/JDT.2013.2295807",
language = "English",
volume = "10",
pages = "272--281",
journal = "IEEE/OSA Journal of Display Technology",
issn = "1551-319X",
publisher = "IEEE Computer Society",
number = "4",

}

TY - JOUR

T1 - Efficient FPGA-based fresnel transform architecture for digital holography

AU - Cheng, Chau-Jern

AU - Hwang, Wen-Jyi

AU - Chen, Chien Ting

AU - Lai, Xin Ji

PY - 2014/4/1

Y1 - 2014/4/1

N2 - This paper presents a novel FPGA-based hardware architecture for realtime diffraction computation of digital holography. The hardware circuit is based on Fresnel transform in basic form for diffraction computation. A novel pipeline is adopted in the circuit so that all the components are operated concurrently. The computation time of the circuit is comparable to a single fast Fourier transform (FFT). Experimental results reveal that the proposed architecture has the advantages of high throughput, high accuracy and low power consumption for the 3D reconstruction of holograms.

AB - This paper presents a novel FPGA-based hardware architecture for realtime diffraction computation of digital holography. The hardware circuit is based on Fresnel transform in basic form for diffraction computation. A novel pipeline is adopted in the circuit so that all the components are operated concurrently. The computation time of the circuit is comparable to a single fast Fourier transform (FFT). Experimental results reveal that the proposed architecture has the advantages of high throughput, high accuracy and low power consumption for the 3D reconstruction of holograms.

KW - 3D display

KW - FPGA

KW - Holography

UR - http://www.scopus.com/inward/record.url?scp=84897872489&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897872489&partnerID=8YFLogxK

U2 - 10.1109/JDT.2013.2295807

DO - 10.1109/JDT.2013.2295807

M3 - Article

VL - 10

SP - 272

EP - 281

JO - IEEE/OSA Journal of Display Technology

JF - IEEE/OSA Journal of Display Technology

SN - 1551-319X

IS - 4

M1 - 6690202

ER -