Design of local ESD clamp for cross-power-domain interface circuits

Chun Yu Lin, Yu Kai Chiu, Shuan Yu Yueh

Research output: Contribution to journalLetter

Abstract

To effectively protect the cross-power-domain interface circuits from electrostatic discharge (ESD) damages, a PMOS-based local ESD clamp was proposed in this work. The test circuits of prior and proposed designs have been implemented in silicon chip. The proposed design has the small chip area, low leakage current, and low peak transient voltage; therefore, it can help to reduce the overstress voltages across the interface circuits under ESD tests. With the better performances, the proposed local ESD clamp can be a better solution for cross-power-domain interface circuits.

Original languageEnglish
Article numberpp.20160806
JournalIEICE Electronics Express
Volume13
Issue number20
DOIs
Publication statusPublished - 2016 Jan 1

Fingerprint

Electrostatic discharge
clamps
Clamping devices
electrostatics
Networks (circuits)
chips
Electric potential
electric potential
Silicon
Leakage currents
leakage
damage
silicon

Keywords

  • Cross-power-domain interface circuits
  • Electrostatic discharge (ESD)

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

Design of local ESD clamp for cross-power-domain interface circuits. / Lin, Chun Yu; Chiu, Yu Kai; Yueh, Shuan Yu.

In: IEICE Electronics Express, Vol. 13, No. 20, pp.20160806, 01.01.2016.

Research output: Contribution to journalLetter

@article{1b34a8e05f954450b70a60a5efbb52c5,
title = "Design of local ESD clamp for cross-power-domain interface circuits",
abstract = "To effectively protect the cross-power-domain interface circuits from electrostatic discharge (ESD) damages, a PMOS-based local ESD clamp was proposed in this work. The test circuits of prior and proposed designs have been implemented in silicon chip. The proposed design has the small chip area, low leakage current, and low peak transient voltage; therefore, it can help to reduce the overstress voltages across the interface circuits under ESD tests. With the better performances, the proposed local ESD clamp can be a better solution for cross-power-domain interface circuits.",
keywords = "Cross-power-domain interface circuits, Electrostatic discharge (ESD)",
author = "Lin, {Chun Yu} and Chiu, {Yu Kai} and Yueh, {Shuan Yu}",
year = "2016",
month = "1",
day = "1",
doi = "10.1587/elex.13.20160806",
language = "English",
volume = "13",
journal = "IEICE Electronics Express",
issn = "1349-2543",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "20",

}

TY - JOUR

T1 - Design of local ESD clamp for cross-power-domain interface circuits

AU - Lin, Chun Yu

AU - Chiu, Yu Kai

AU - Yueh, Shuan Yu

PY - 2016/1/1

Y1 - 2016/1/1

N2 - To effectively protect the cross-power-domain interface circuits from electrostatic discharge (ESD) damages, a PMOS-based local ESD clamp was proposed in this work. The test circuits of prior and proposed designs have been implemented in silicon chip. The proposed design has the small chip area, low leakage current, and low peak transient voltage; therefore, it can help to reduce the overstress voltages across the interface circuits under ESD tests. With the better performances, the proposed local ESD clamp can be a better solution for cross-power-domain interface circuits.

AB - To effectively protect the cross-power-domain interface circuits from electrostatic discharge (ESD) damages, a PMOS-based local ESD clamp was proposed in this work. The test circuits of prior and proposed designs have been implemented in silicon chip. The proposed design has the small chip area, low leakage current, and low peak transient voltage; therefore, it can help to reduce the overstress voltages across the interface circuits under ESD tests. With the better performances, the proposed local ESD clamp can be a better solution for cross-power-domain interface circuits.

KW - Cross-power-domain interface circuits

KW - Electrostatic discharge (ESD)

UR - http://www.scopus.com/inward/record.url?scp=84992530624&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84992530624&partnerID=8YFLogxK

U2 - 10.1587/elex.13.20160806

DO - 10.1587/elex.13.20160806

M3 - Letter

AN - SCOPUS:84992530624

VL - 13

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-2543

IS - 20

M1 - pp.20160806

ER -