Design of ESD protection for RF CMOS power amplifier with inductor in matching network

Shiang Yu Tsai, Chun-Yu Lin, Li Wei Chu, Ming Dou Ker

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

Due to the potential for mass production, CMOS technologies have been widely used to implement radio-frequency integrated circuits (RF ICs). Electrostatic discharge (ESD), which is one of the most important reliability issues in CMOS technologies, must be considered in RF ICs. In this work, an on-chip ESD protection design for RF power amplifier (PA) was presented. The ESD protection design consisted of an inductor in the matching network of PA. The PA with this ESD protection had been designed and fabricated in a 65-nm CMOS process. The ESD-protected PA can sustain over 4-kV human-body-mode (HBM) ESD stress, while the unprotected PA was degraded after 1-kV HBM ESD stress.

Original languageEnglish
Title of host publication2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
Pages467-470
Number of pages4
DOIs
Publication statusPublished - 2012 Dec 1
Event2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 - Kaohsiung, Taiwan
Duration: 2012 Dec 22012 Dec 5

Publication series

NameIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Other

Other2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
CountryTaiwan
CityKaohsiung
Period12/12/212/12/5

Fingerprint

Electrostatic discharge
Power amplifiers
Integrated circuits

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Tsai, S. Y., Lin, C-Y., Chu, L. W., & Ker, M. D. (2012). Design of ESD protection for RF CMOS power amplifier with inductor in matching network. In 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 (pp. 467-470). [6419073] (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). https://doi.org/10.1109/APCCAS.2012.6419073

Design of ESD protection for RF CMOS power amplifier with inductor in matching network. / Tsai, Shiang Yu; Lin, Chun-Yu; Chu, Li Wei; Ker, Ming Dou.

2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. p. 467-470 6419073 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tsai, SY, Lin, C-Y, Chu, LW & Ker, MD 2012, Design of ESD protection for RF CMOS power amplifier with inductor in matching network. in 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012., 6419073, IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, pp. 467-470, 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012, Kaohsiung, Taiwan, 12/12/2. https://doi.org/10.1109/APCCAS.2012.6419073
Tsai SY, Lin C-Y, Chu LW, Ker MD. Design of ESD protection for RF CMOS power amplifier with inductor in matching network. In 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. p. 467-470. 6419073. (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). https://doi.org/10.1109/APCCAS.2012.6419073
Tsai, Shiang Yu ; Lin, Chun-Yu ; Chu, Li Wei ; Ker, Ming Dou. / Design of ESD protection for RF CMOS power amplifier with inductor in matching network. 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. pp. 467-470 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS).
@inproceedings{ea83bf61160d40d88bf037c64d8e9c21,
title = "Design of ESD protection for RF CMOS power amplifier with inductor in matching network",
abstract = "Due to the potential for mass production, CMOS technologies have been widely used to implement radio-frequency integrated circuits (RF ICs). Electrostatic discharge (ESD), which is one of the most important reliability issues in CMOS technologies, must be considered in RF ICs. In this work, an on-chip ESD protection design for RF power amplifier (PA) was presented. The ESD protection design consisted of an inductor in the matching network of PA. The PA with this ESD protection had been designed and fabricated in a 65-nm CMOS process. The ESD-protected PA can sustain over 4-kV human-body-mode (HBM) ESD stress, while the unprotected PA was degraded after 1-kV HBM ESD stress.",
author = "Tsai, {Shiang Yu} and Chun-Yu Lin and Chu, {Li Wei} and Ker, {Ming Dou}",
year = "2012",
month = "12",
day = "1",
doi = "10.1109/APCCAS.2012.6419073",
language = "English",
isbn = "9781457717291",
series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",
pages = "467--470",
booktitle = "2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012",

}

TY - GEN

T1 - Design of ESD protection for RF CMOS power amplifier with inductor in matching network

AU - Tsai, Shiang Yu

AU - Lin, Chun-Yu

AU - Chu, Li Wei

AU - Ker, Ming Dou

PY - 2012/12/1

Y1 - 2012/12/1

N2 - Due to the potential for mass production, CMOS technologies have been widely used to implement radio-frequency integrated circuits (RF ICs). Electrostatic discharge (ESD), which is one of the most important reliability issues in CMOS technologies, must be considered in RF ICs. In this work, an on-chip ESD protection design for RF power amplifier (PA) was presented. The ESD protection design consisted of an inductor in the matching network of PA. The PA with this ESD protection had been designed and fabricated in a 65-nm CMOS process. The ESD-protected PA can sustain over 4-kV human-body-mode (HBM) ESD stress, while the unprotected PA was degraded after 1-kV HBM ESD stress.

AB - Due to the potential for mass production, CMOS technologies have been widely used to implement radio-frequency integrated circuits (RF ICs). Electrostatic discharge (ESD), which is one of the most important reliability issues in CMOS technologies, must be considered in RF ICs. In this work, an on-chip ESD protection design for RF power amplifier (PA) was presented. The ESD protection design consisted of an inductor in the matching network of PA. The PA with this ESD protection had been designed and fabricated in a 65-nm CMOS process. The ESD-protected PA can sustain over 4-kV human-body-mode (HBM) ESD stress, while the unprotected PA was degraded after 1-kV HBM ESD stress.

UR - http://www.scopus.com/inward/record.url?scp=84874136545&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874136545&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2012.6419073

DO - 10.1109/APCCAS.2012.6419073

M3 - Conference contribution

AN - SCOPUS:84874136545

SN - 9781457717291

T3 - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

SP - 467

EP - 470

BT - 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012

ER -