Design and design automation of rectification logic for engineering change

Cheng-Hung Lin, Yung Chang Huang, Shih Chieh Chang, Wen Ben Jone

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

In a later stage of a VLSI design, it is quite often to modify a design implementation to accommodate the new specification, design errors, or to meet design constraints. In addition to meet the design schedule for the new implementation, the reduction of the mask set have become very critical. In this paper, we propose a new method to add a programmable rectification module to reduce the mask cost and to improve the turn around time. When a modification is needed, one can program the rectification module to achieve the new implementation. The rectification module can be designed by one mask programmable gate array, or an embedded FPGA. To reduce the size needed for the rectification module, we also propose algorithms, which can intelligently select some internal signals of the old implementation to become pseudo primary inputs and primary outputs. Our experimental ' results are very encouraging.

Original languageEnglish
Title of host publicationProceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
Pages1006-1009
Number of pages4
Publication statusPublished - 2005 Dec 1
Event2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 - Shanghai, China
Duration: 2005 Jan 182005 Jan 21

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume2

Other

Other2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
CountryChina
CityShanghai
Period05/1/1805/1/21

Fingerprint

Automation
Masks
Turnaround time
Field programmable gate arrays (FPGA)
Specifications
Costs

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Lin, C-H., Huang, Y. C., Chang, S. C., & Jone, W. B. (2005). Design and design automation of rectification logic for engineering change. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 (pp. 1006-1009). [1466510] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2).

Design and design automation of rectification logic for engineering change. / Lin, Cheng-Hung; Huang, Yung Chang; Chang, Shih Chieh; Jone, Wen Ben.

Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005. 2005. p. 1006-1009 1466510 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lin, C-H, Huang, YC, Chang, SC & Jone, WB 2005, Design and design automation of rectification logic for engineering change. in Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005., 1466510, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2, pp. 1006-1009, 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005, Shanghai, China, 05/1/18.
Lin C-H, Huang YC, Chang SC, Jone WB. Design and design automation of rectification logic for engineering change. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005. 2005. p. 1006-1009. 1466510. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
Lin, Cheng-Hung ; Huang, Yung Chang ; Chang, Shih Chieh ; Jone, Wen Ben. / Design and design automation of rectification logic for engineering change. Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005. 2005. pp. 1006-1009 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
@inproceedings{4af6cc806b904095966f2188b4cf9088,
title = "Design and design automation of rectification logic for engineering change",
abstract = "In a later stage of a VLSI design, it is quite often to modify a design implementation to accommodate the new specification, design errors, or to meet design constraints. In addition to meet the design schedule for the new implementation, the reduction of the mask set have become very critical. In this paper, we propose a new method to add a programmable rectification module to reduce the mask cost and to improve the turn around time. When a modification is needed, one can program the rectification module to achieve the new implementation. The rectification module can be designed by one mask programmable gate array, or an embedded FPGA. To reduce the size needed for the rectification module, we also propose algorithms, which can intelligently select some internal signals of the old implementation to become pseudo primary inputs and primary outputs. Our experimental ' results are very encouraging.",
author = "Cheng-Hung Lin and Huang, {Yung Chang} and Chang, {Shih Chieh} and Jone, {Wen Ben}",
year = "2005",
month = "12",
day = "1",
language = "English",
isbn = "0780387368",
series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
pages = "1006--1009",
booktitle = "Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005",

}

TY - GEN

T1 - Design and design automation of rectification logic for engineering change

AU - Lin, Cheng-Hung

AU - Huang, Yung Chang

AU - Chang, Shih Chieh

AU - Jone, Wen Ben

PY - 2005/12/1

Y1 - 2005/12/1

N2 - In a later stage of a VLSI design, it is quite often to modify a design implementation to accommodate the new specification, design errors, or to meet design constraints. In addition to meet the design schedule for the new implementation, the reduction of the mask set have become very critical. In this paper, we propose a new method to add a programmable rectification module to reduce the mask cost and to improve the turn around time. When a modification is needed, one can program the rectification module to achieve the new implementation. The rectification module can be designed by one mask programmable gate array, or an embedded FPGA. To reduce the size needed for the rectification module, we also propose algorithms, which can intelligently select some internal signals of the old implementation to become pseudo primary inputs and primary outputs. Our experimental ' results are very encouraging.

AB - In a later stage of a VLSI design, it is quite often to modify a design implementation to accommodate the new specification, design errors, or to meet design constraints. In addition to meet the design schedule for the new implementation, the reduction of the mask set have become very critical. In this paper, we propose a new method to add a programmable rectification module to reduce the mask cost and to improve the turn around time. When a modification is needed, one can program the rectification module to achieve the new implementation. The rectification module can be designed by one mask programmable gate array, or an embedded FPGA. To reduce the size needed for the rectification module, we also propose algorithms, which can intelligently select some internal signals of the old implementation to become pseudo primary inputs and primary outputs. Our experimental ' results are very encouraging.

UR - http://www.scopus.com/inward/record.url?scp=50249129372&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249129372&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:50249129372

SN - 0780387368

SN - 9780780387362

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 1006

EP - 1009

BT - Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005

ER -